|
|
 |
MOTOROLA[Motorola, Inc]
|
Part No. |
MPC750
|
OCR Text |
...s real address space.) -- Cache write-back or write-through operation programmable on a per-page or per-block basis -- Instruction cache can provide four instructions per clock; data cache can provide two words per clock -- Caches can be di... |
Description |
MPC750 RISC Microprocessor
|
File Size |
311.09K /
31 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1020DV33-10VXI
|
OCR Text |
...by taking chip enable (ce ) and write enable (we ) inputs low. if byte low enable (ble ) is low, then data from i/o pins (i/o 0 through i/o 7 ), is written into the location specified on the address pins (a 0 through a 14 ). if byte high e... |
Description |
512K (32K x 16) Static RAM 32K X 16 STANDARD SRAM, 10 ns, PDSO44
|
File Size |
453.86K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Device Technology, Inc. INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
IDT71V3557S75PF IDT71V3557S85PF IDT71V3557S80PF IDT71V3557SA80PFI IDT71V3557S85PFI IDT71V3557SA85PF IDT71V3557S80PFI IDT71V3557SA75PF IDT71V3557S75PFI IDT71V3559SA75PF IDT71V3559SA85PF IDT71V3559SA85PFI IDT71V3559SA80PF IDT71V3557S75BG IDT71V3559S85BQ
|
OCR Text |
... description summary it read or write. the idt71v3557/59 contain address, data-in and control signal registers. the outputs are flow-through (no output data register). output enable is the only asynchronous signal and can be used to disable... |
Description |
128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs 128K的3656 × 18.3V的同步ZBT SRAM.3V的I / O的脉冲计数器,流量,通过输出 128K x 36, 256K x 18, 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter, Flow-Through Outputs 128K X 36 ZBT SRAM, 7.5 ns, PBGA119
|
File Size |
1,001.42K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY62148DV30LL-55ZSXI CY62148DV30LL-55SXI CY62148DV30LL-70ZSXA
|
OCR Text |
...isabled ( oe high) ? when the write operation is active( ce low and we low) write to the device by taking chip enable ( ce ) and write enable ( we ) inputs low. data on the eight io pins (io 0 through io 7 ) is then written into t he ... |
Description |
4-Mbit (512K x 8) MoBLStatic RAM 512K X 8 STANDARD SRAM, 55 ns, PDSO32 4-Mbit (512K x 8) MoBLStatic RAM 512K X 8 STANDARD SRAM, 70 ns, PDSO32
|
File Size |
519.06K /
10 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|