| |
|
 |
ALLEGRO[Allegro MicroSystems]
|
| Part No. |
PG001 PG001M
|
| OCR Text |
...12
RESET CLOCK IN CCW/CW NOT usable NOT usable MODE SELECT. .1 MODE . SELECT. 2 GROUND
1 2
V DD
16 15
CONTROL SUPPLY VECTOR CONTROL CLOCK OUT STROBE NO CONNECT. SERIAL DATA A SERIAL DATA B MONITOR
PARALLEL-TO-SERIAL
3 4... |
| Description |
PARALLEL-TO-SERIAL DATA CONVERTER
|
| File Size |
177.87K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx
|
| Part No. |
XC9500XV DS049
|
| OCR Text |
...88 macrocells, with 800 to 6400 usable gates
Family Overview
The XC9500XV family is a 2.5V CPLD family targeted for high-performance, low-voltage applications in leading-edge communications and computing systems, where high device relia... |
| Description |
Advance Product Specification
From old datasheet system
|
| File Size |
167.22K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Fujitsu Media Devices
|
| Part No. |
MB89537C MB895370
|
| OCR Text |
...-bit pwm timer with 2 channels (usable as either interval timer of pwm timer) pulse width count timer (supports continuous measurement or remote control receiving applications) 16-bit timer counter 21-bit time base timer watch presc... |
| Description |
(MB89530 Series) 8-bit Original Microcontroller
|
| File Size |
525.00K /
65 Page |
View
it Online |
Download Datasheet |
| |
|
|
QUICKLOGIC CORP
|
| Part No. |
QL3004E-0PL84C
|
| OCR Text |
...mance and high density 4,000 usable pld gates with 82 i/os 300 mhz 16-bit counters, 400 mhz datapaths 0.35 m four-layer metal non-volatile cmos process for smallest die sizes easy-to-use / fast development cycles 100% routable... |
| Description |
FPGA, 96 CLBS, 4000 GATES, PQCC84
|
| File Size |
131.64K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
ALTERA[Altera Corporation]
|
| Part No. |
EPM7128A EPM7512AE EPM7128AETC144-7 EPM7512AEBC256-12 MAX7000AE EPM7032AE EPM7064AE EPM7128AE EPM7256AE MAX7000A EPM7256AET EPM7512AEQC208-10 EPM7064AETC44-7 EPM7256AETC144-10
|
| OCR Text |
...PLDs ranging from 600 to 10,000 usable gates Extended temperature range
f
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family Data Sheet or the MAX 700... |
| Description |
Programmable Logic , 512 Macrocells, 32 Logic Array Blocks, 176 I/o Pins, 10ns
Programmable Logic , 256 Macrocells, 16 Logic Array Blocks, 120 I/o Pins, 10ns
Programmable Logic Device
|
| File Size |
431.46K /
60 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
