| |
|
 |
UTC
|
| Part No. |
BA6208
|
| OCR Text |
...ectrical equipment by using TTL-level logic signals.
LINEAR INTEGRATED CIRCUIT
DIP-8
SIP-9
FEATURES
* Recommended operating supply voltage range from 4.5V to15.0V. * Built-in motor driving power transistors(typ.100mA). * Brake ... |
| Description |
REVERSIBLE MOTOR DRIVER
|
| File Size |
82.89K /
4 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Atmel
|
| Part No. |
AT17LV002A AT17LV010A AT17LV128A AT17LV256A AT17LV512A AT17LV65A AT17LV002A-10QI AT17LV010A-10QI
|
| OCR Text |
...hen SER_EN is High. A Low logic level resets the address counter. A High logic level (with nCS Low) enables DATA and permits the address counter to count. In the mode, if this pin is Low (reset), the internal oscillator becomes inactive and... |
| Description |
2M-bit Configuration EEPROM (5V and 3.3V), Altera Pinout.
1M-bit FPGA Configuration EEPROM (5V and 3.3V). Altera Pinout.
128K-bit FPGA Configuration EEPROM (5V and 3.3V). Altera Pinout.
256K-bit FPGA Configuration EEPROM (5V and 3.3V). Altera Pinout.
512K-bit FPGA Configuration EEPROM (5V and 3.3V). Altera Pinout.
65K-bit FPGA Configuration EEPROM (5V and 3.3V). Altera Pinout.
FPGA configuration EEPROM memory. Memory size 2-Mbit.
FPGA configuration EEPROM memory. Memory size 1-Mbit.
|
| File Size |
174.52K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT17F16A
|
| OCR Text |
...Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with nCS Low) enables the data output driver.
5.6
nCS(1)
Chip Enable input (active Low). A Low level (with OE High) allows DCLK... |
| Description |
16 Mbit In-System Programable PROM (3.3V) for Altera.
|
| File Size |
191.15K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
AT17F040A AT17F080A
|
| OCR Text |
...Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with nCS Low) enables the data output driver. Chip Enable input (active Low). A Low level (with OE High) allows DCLK to increment the ... |
| Description |
4 Mbit In-System Programable PROM (3.3V)Altera Pinout
8 Mbit In-System Programable PROM (3.3V) Altera Pinout
|
| File Size |
173.44K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
S3P921F
|
| OCR Text |
...ce and 1 vector ? one interrupt level 8-bit basic timer ? watchdog timer function ? 3 kinds of clock source one 8-bit timer/counter 0 ? programmable interval timer ? external event counter function ? pwm and capture function one 16-bit time... |
| Description |
Single-Chip CMOS Microcontroller
|
| File Size |
217.97K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
