|
|
|
Cypress Semiconductor Corp.
|
Part No. |
CY7C1333 7C1333 CY7C1333-66AC CY7C1333-50AC
|
OCR Text |
...chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence. Single Write Accesses A write access is initiated when the following condi... |
Description |
64Kx32 Flow-Thru SRAM with NoBL Architecture(B>NoBL结构4Kx32流通式 SRAM) 64Kx32 Flow-Thru SRAM with NoBL⑩ Architecture From old datasheet system
|
File Size |
179.79K /
12 Page |
View
it Online |
Download Datasheet |
For
latched registered pass-thru Found Datasheets File :: 19 Search Time::1.203ms Page :: | <1> | 2 | |
▲Up To
Search▲ |
|
Price and Availability
|