|
|
 |
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1418AV18-267BZC
|
OCR Text |
...ounter. addresses for read and write are latched on alternate rising edges of the input (k) clock. writ e data is registered on the rising...through input registers controlled by the k or k input clocks. all data outputs pass through outp... |
Description |
36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
File Size |
917.70K /
27 Page |
View
it Online |
Download Datasheet
|
|
|
 |
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY62167DV18LL-55BVXIT
|
OCR Text |
...d (bhe , ble high) or during a write operation (chip enable 1 (ce 1 ) low and chip enable 2 (ce 2 ) high and we low). writing to the devic...through a 19 ). if byte high enable (bhe ) is low, then data from i/o pins (i/o 8 through i/o 15 ) ... |
Description |
1M X 16 STANDARD SRAM, 55 ns, PBGA48
|
File Size |
141.73K /
10 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|