View FEDL22321-01_8325128.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FEDL22321-01 issue date:mar 23, 2015 ml22q321/321 adpcm speech synthesis lsi 1/35 general description the ml22321/ml22q321, which in clude mask rom and flash memory for stor ing speech data, respectively, are speech synthesis lsis which can c ontrol speech playback utilizing a serial interface. it includes speaker amplifier and 16bit da converter, so it is possible to have high quality sound and solution for playback wi th 1chip. ? playback time maximum playback time(s) fsam=8.0khz product name capasitance of rom(bit) hq-adpcm 4bitadpcm2 16bitpcm ml22q321/321 920k 36.8 29.4 7.3 ? speech sysnthesis system: 4-bit adpcm2 8-bit/16-bit straight pcm system 8-bit nonlinear pcm system hq-adpcm( *1) (can be specified for each phrase) ? speech rom capacity ml22321: 920-kbit mask rom ml22q321: 920-kbit flash ? sampling frequency: 8.0/16.0 /32.0khz, 6.4/12.8/25.6 khz/, 10.7/21.3 khz (fsam can be specified in units of phrase) ? volume control function: 32 steps by an analog value input and adc (off is included) ? analog output: built-in 16-bit da converter ? interface: synchronous serial interface msb first, lsb first, or default level of synchronous clock is sele ctable based on rom data ? maximum event count: 62 events ? source oscillation frequency: 4.096 mhz (typ.) ? power supply voltage: 2.3v to 5.5v ? flash memory rewrite cycles 80 times (ml22q321) ? operating temperature range: ? 40 c to +85 c ? package: 30-pin plastic sso p (ssop30-56-0.65-z6k9-mc) ? product name: ml22321-xxxmb (xxx: rom code number) ml22q321-nnnmb/ml22q321-xxxmb(xxx: rom code number) hq-adpcm is audio compression technology featuring hi gh-quality sound. it was developed by ?ky?s?. ?ky?s? is a registered trademark of kyushu institute of technology, one of the na tional universities in japan. (*1)
FEDL22321-01 ml22q321/321 2/35 block diagram ml22q321-nnn/ml22q321-xxx timing controller spi interface phrase address latch address controller 16bit address counter lpf 16bit dac aout csb sc k sin test testi0 testi1 busyb scken err testo v dd gnd osc0 osc reset_n i/o interface 16bit multiplexer adpcm/pcm synthesizer 920kbit flash regulator v ddl vpp osc1 sp amp spv dd spgnd spm spp sg spoff vref
FEDL22321-01 ml22q321/321 3/35 ml22321-xxx timing controller spi interface phrase address latch address controller 16bit address counter lpf 16bit dac aout csb sc k sin test testi0 testi1 busyb scken err testo v dd gnd osc0 osc reset_n i/o interface 16bit multiplexer adpcm/pcm synthesizer 920kbit rom regulator v ddl osc1 sp amp spv dd spgnd spm spp sg spoff vref
FEDL22321-01 ml22q321/321 4/35 pin configuration (top view) ml22q321-nnnmb/ml22q321-xxxmb 30-pin plastic ssop ml22321-xxxmb 30-pin plastic ssop v dd osc0 osc1 v ddl v pp err testo sc k sin gnd reset _ n test spoff testi1 testi0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 spp spm (nc) spgnd spv dd spin a out sg gnd scken busyb csb v dd gnd vref 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 nc unused pin v dd osc0 osc1 v ddl (nc) err testo sc k sin gnd reset _ n tes t spoff testi1 testi0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 spp spm (nc) spgnd spv dd spin aout sg gnd scken busyb csb v dd gnd vref 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 nc unused pin
FEDL22321-01 ml22q321/321 5/35 pin descriptions pin no. symbol i/o description 11 reset_n i place this pin at a ?l? level when powered on. after the supply voltage is settled, place this pin at a ?h? level. 19 csb i chip select pin. at the ?l? level, sck0 pin and sin0 pin are available. 8 sck i synchronous clock input pin for serial interface. 9 sin i input pin of synchronous serial data. 13 spoff i control pin of internal speaker amplifier. in ?h? level input, internal speaker amplifier is turned off. 16 vref i volume control pin. input the volt age of the range from vdd to gnd. volume is the maximum when input voltage is vdd. 12 test i input pin for testing. fix this pin at a ?l? level (gnd level). 15 testi0 i input pin for testing. fix this pin at a ?l? level (gnd level). 14 testi1 i input pin for testing. fix this pin at a ?l? level (gnd level). 2 osc0 i pin for connecting a crystal or a ceramic vibrator. a feed back resistor (about 1 m ? ) is included between osc0 and osc1 pins. when a vibrator is used, place it as close to the lsi as possible. 3 osc1 o pin for connecting a crystal or a ceramic vibrator. when a vibrator is used, place it as close to the lsi as possible. 20 busyb o playback status signal output pin. "l" is outputted when an event is fix ed. after playback is completed, ?h? is outputted after ws3. then, when the pop noise measure is completed, it turns standby state. 21 scken o output pin showing the permission state of sck input of a serial interface the input of sck and sin is permitted during h" level output, and it is disregarded during h" level output 6 err o error output pin for thermal detection and disconnection detection . if disconnection detection or a higher temperature than the judgment temperature is detected, this pin out put ?h?. setting event 1 , operate the disconnection detection. and the 100ms ?h? pulse is output right after the event start. 24 aout o playback signal output pin. when you use built-in speaker amplif ier, connect with the spin pin. 7 testo o output pin for test. 5 vpp *note 1 ? power supply pin for rewriting flash memory. fix this pin to gnd except when rewriting flash memory. 1,18 v dd ? digital power supply pin. connect a capacitor of 0.1 f or more between this pin and gnd. 4 v ddl ? output pin of the regulator for the internal logic power supply. connect a electrolytic capacitor of 10 uf or more and a ceramic capacitor of 0.1 f or more between the v ddl and gnd pins. 10,17,22 gnd ? digital ground pin. 27 spgnd ? speaker amplifier ground pin. 26 spv dd ? speaker amplifier power supply pin. 25 spin i analog input pin of internal speaker amplifier. 23 sg o built-in speaker amplifier?s re ference voltage output pin. connect a capacitor of 0.1 f or more between this pin and gnd. 30 spp o positive output pin of the built-in speaker amplifier. 29 spm o negative output pin of t he built-in speaker amplifier. notes: 1. applies to ml22q321-nnn
FEDL22321-01 ml22q321/321 6/35 absolute maximum ratings (gnd = spgnd = 0 v) parameter symbol condition rating unit digital power supply voltage v dd ? 0.3 to +7.0 v internal logic power supply voltage v ddl ? 0.3 to +3.6 v speaker power supply voltage spv dd ? 0.3 to +7.0 v flash power supply voltage (note 1) vpp ta = 25 c ? 0.3 to +9.5 v input voltage v in ta = 25 c when jedec 2-layer board is mounted ? 0.3 to v dd +0.3 v power dissipation p d ta = 25 c 861 mw i sc1 except led drive pin, ta = 25 c ? 12 to +11 ma output short current i sc2 led drive pin, ta = 25 c ? 12 to +20 ma storage temperature t stg ? ? 55 to +150 c note 1: applies to the ml22q321-nnn recommended operating conditions (gnd = spgnd = 0 v) parameter symbol condition range unit ? 2.3 to 5.5 ml22q321 read 2.3 to 5.5 digital power supply voltage v dd ml22q321 write 3.0 to 5.5 v speaker power supply voltage spv dd ? 2.3 to 5.5 v flash power supply voltage vpp ml22q321 write 7.7 to 8.3 v flash memory rewrite cycles n ml22q321 80 times t op1 ml22321 ? 40 to +85 t op2 ml22q321 read -40 to +85 operating temperature t op3 ml22q321 write 0 to +40 c min. typ. max. source oscillation frequency f osc ? 3.5 4.096 4.5 mhz
FEDL22321-01 ml22q321/321 7/35 electrical characteristics dc characteristics v dd = spv dd = 2.3 to 5.5 v, gnd = spgnd = 0 v, ta = ? 40 to +85c parameter symbol conditio n min. typ. max. unit ?h? input voltage v ih ? 0.7 v dd ? v dd v ?l? voltage v il ? 0 ? 0.3 v dd v ?h? output voltage 1 v oh1 i oh = ? 0.5 ma v dd ? 0.5 ? ? v ?h? output voltage 2 v oh2 i oh = 100 a osc1 pin v dd ? 0.5 ? ? v ?l? output voltage 1 v ol1 i ol = 0.5 ma ? ? 0.5 v ?l? output voltage 2 v ol2 i ol = 100 a osc1 pin ? ? 0.5 v ?h? input current 1 i ih1 v ih = v dd ? ? 1 a ?h? input current 2 i ih2 v ih = v dd test, testi0, testi1 pin 0.02 0.3 1.5 ma ?l? input current 1 i il1 v il = gnd ? 1 ? ? a ?l? input current 2 i il2 v il = gnd reset_n pin ? 1.5 ? 0.3 ? 0.02 ma i dd1 non-loaded output v dd = spv dd = 3.0v ? 2.5 12 supply current during operate i dd2 non-loaded output v dd = spv dd = 5.0v ? 8 12 ma i dds1 ta Q 40c ? 0.5 2.0 supply current during power down i dds2 ta Q 85c ? 0.5 8.0 a analog characteristics v dd = spv dd = 2.3 to 5.5 v, gnd = spgnd = 0 v, ta = ? 40 to +85c parameter symbol conditio n min. typ. max. unit aout output load resistance r la during 1/2 v dd output 10 ? ? k ? aout output voltage range v ao no output load 1/6 v dd ? 5/6 v dd v sg output voltage v sg ? 0.95xv dd /2 v dd /2 1.05xv dd /2 v sg output resistance r sg ? 57 96 135 k ? spm, spp output load resistance r lsp ? 8 ? ? ? speaker amplifier output power p spo spv dd =5.0v f=1khz , r spo =8 ? thd R 10% ? 1 ? w output offset voltage between spm and spp with no signal present v of spin-spm gain=0db 8 ? load -50 ? 50 mv
FEDL22321-01 ml22q321/321 8/35 ac characteristics v dd = spv dd = 2.3 to 5.5 v, gnd = spgnd = 0 v, ta = ? 40 to +85c parameter symbol conditio n min. typ. max. unit duty cycle of source oscillation f duty ? 40 50 60 % reset_n input pulse width t rst ? 100 ? ? s voltage startup time t pwr ? ? ? 10 ms initialize time t init f osc =4.096mhz 20 ? 22 ms oscillation stabilizing time t osc ? ? 2 20 ms sck input cycle t scyc ? 500 ? ? ns sck input pulse width t sw ? 200 ? ? ns setup time of sin to the rising of sck t ss ? 50 ? ? ns hold time of sin to the rising of sck t sh ? 50 ? ? ns setup time of csb to the rising of sck t css ? ? 2 20 ms hold time of csb to the rising of sck t csh ? 100 ? ? ns output delay time1 of scken to falling of csb t dsen1 at the time of release of a standby state ? ? 20 ms output delay time2 of scken to falling of csb t dsen2 at the time of the continuous input of an event ? ? 10 s output delay time of busyb to falling of sck t dbsy ? ? ? 400 s sg pin voltage stabilization time(rising) t sgr f osc =4.096mhz 32 ? 34 ms sg pin voltage stabilization time(falling) t sgf f osc =4.096mhz 64 ? 66 ms pop noise elimination time t popr t popf f osc =4.096mhz 40 ? 42 ms disconnection judging time by the disconnect event t dcd ? 100 ? ? ms load capacitance of the output pins = 55 pf (max.)
FEDL22321-01 ml22q321/321 9/35 timing diagrams power on serial interface csb ? when the default value of sck is ?h? sck sin t css t ss t sh t sw t scyc t sw t csh csb ? when the default value of sck is ?l? sck sin t css t ss t sh t sw t scyc t sw t csh state oscillation stabilized oscillation state oscillation oscillation stabilized v dd vih vil t rst vdd reset_n state osc0/osc1 t init t osc t pw r oscillation stabilized oscillation stopped oscillation oscillation stopped initializing power down
FEDL22321-01 ml22q321/321 10/35 event control example 1 (only on e playback in play once mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n play once mode oscillation stopped osc0 osc1 oscillation eliminating pop noise eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf eliminating noise event n sin csb event state invalid command event activation event m stop play sck scken busyb t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 11/35 event control example 2 (only one playback in scheduled play mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n scheduled play mode oscillation stopped osc0 osc1 oscillation eliminating pop noise eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf eliminating noise event n sin csb event state fixed event ?00? event activation 00 stop play sck scken busyb t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 12/35 event control example 3 (repetitive playback in scheduled play mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n scheduled play mode oscillation stopped osc0 osc1 oscillation ??? eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf inputting event event n sin csb event state fixed event ?00? 00 stop play sck scken event activation play event n continuously busyb t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 13/35 event control example 4 (change in playback phrase in scheduled play mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n (scheduled play mode) oscillation stopped osc0 osc1 oscillation eliminating pop noise eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf inputting event sin csb event state fixed event 00 event activation 00 stop play sck scken play event n continuously event n fixed event m event m executing event m (scheduled play mode) play event m busyb t dsen2 t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 14/35 event control example 5 (repetitive pl ayback in change immediately mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n change immediately mode oscillation stopped osc0 osc1 oscillation eliminating pop noise eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf eliminating noise event n sin csb event state stop event n immediately event activation 00 sck scken play event n continuously busyb t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 15/35 event control example 6 (different co nsecutive event execution timing di agram in change immediately mode) oscillation stopped t osc state oscillation stabilized power down power down aout gnd wait time after fixing event ws1 executing event n change immediately mode oscillation stopped osc0 osc1 oscillation eliminating pop noise eliminating pop noise ws2 wait time before play wait time after play ws3 wait time before power down ws4 t sgr t popr t sgf t popf eliminating noise sin csb event state stop event m immediately event activation 00 sck scken play event n continuously event n change event n immediately event m executing event m scheduled play mode event m play busyb t dsen2 t dsen2 t dsen1 t dbsy
FEDL22321-01 ml22q321/321 16/35 functional description the "speech lsi utility? is used for the setting of an each function and the creating of rom data. the speech lsi utility is dedicated software. serial interface input flow chart the timing to which the input of serial interface is permitted can be judged by monitoring the output of scken. the flow chart is shown below. event fix 8bit in p ut event input(sck,sin input) end scken ?h? y n n start csb ?l?input y csb ?h?input
FEDL22321-01 ml22q321/321 17/35 synchronous serial command interface the csb, sck, sin pins are used to input the command data. driv ing the csb pin to ?l? level enables the serial cpu interface. after the csb pin is driven to ?l? level, the command data are input through the sin pin from the msb or lsb synchronized with the sck clock. the command data shifts in through the sin pin at the rising edge of the sck clock pulse. then, a command is executed at the rising edge of th e eighth pulse of the sck clock. the initial value of the sck pin can be chosen by the mask option of speech utility. when setting the initial value of the sck pin as "h" level, please choose ?nomal ("h" level)? as a mask op tion. when setting the initial value of the sck pin as "l" level, please choose ?reversal("l" level)? as a mask option. after a command input should return the csb pin to "h" level. data input timing ? nomal(?h? level) ? reversal(?l? level) csb sck sin d7 d6 d5 d4 d3 d2 d1 d0 (msb) (lsb) csb sck sin d7 d6 d5 d4 d3 d2 d1 d0 (msb) (lsb)
FEDL22321-01 ml22q321/321 18/35 playback mode setup playback mode can be se t up for every phrase. playback mode is set into the rom data. the rom data is created using a speech lsi utility. the speech lsi utility is dedicated software. playback mode operation play once this mode is playback once. all the commands become invalid during playback. scheduled play the playback continues until the following command will be inputted, if playback starts. when the following command is inputted into playback, after playback of the present phrase is completed, the following command is executed. change immediately the playback contin ues until the following command will be inputted, if playback starts. when the following phrase is inputted into playback, playback of the present phrase is ended on the way, and playback of the following phrase starts. event list each event is configured by the unit of byte (8-bit). event d7 d6 d5 d4 d3 d2 d1 d0 description stop 0 0 0 0 0 0 0 0 stop event. the stop event becomes effective except the phrase in play once mode. disconnection detection 0 0 0 0 0 0 0 1 disconnection detection event. please input the stop event, after you use the disconnection detection event. 0 0 0 0 0 0 1 0 phrase02 0 0 0 0 0 0 1 1 phrase03 : : 0 0 0 0 1 0 0 1 phrase09 0 0 0 0 1 0 1 0 phrase0a : : play 0 0 1 1 1 1 1 1 phrase3f
FEDL22321-01 ml22q321/321 19/35 description of command functions 1. stop event 0 0 0 0 0 0 0 0 the stop event is used to stop the repetitive playback. the stop event becomes effective except the phrase in play once mode. when you use play once mode, the stop event is ignored. when you use scheduled play mode, a phrase is played back to the last and the playback is stopped, after the stop event is inpu tted. furthermore, when you use change immediately mode, a phrase is not played back to the last and the playback is stopped forcibly, after the stop event is inputted. x stop event operation in the case of scheduled play mode x stop event operation in the case of change immediately mode sck aout status phrase gnd stop event standby playing event processing standby awaiting event sck aout status phrase gnd stop event standby pla y in g ( p la y back to the last ) event processing standby awaiting event
FEDL22321-01 ml22q321/321 20/35 2. disconnection detection event 0 0 0 0 0 0 0 1 the disconnection detection event is used to diagnose whether the speaker is disc onnected or not. when the speaker is disconnected, err pin outputs "l". please input the stop ev ent, after you use the disconnection detection event. 3. play n (n = phrase 02 to 3f) event 0 0 f5 f4 f3 f2 f1 f0 the play n (n = phrase 02 to 3f) ev ent is used to start playback phrase. after inputting a play n (n = phrase 02 to 3f) event, temperature detection is carried out. sin aout status phrase gnd awaiting command standby playing 0 f5 f4 f3 f2 f1 f0 0 sck err thermal detection (h: more than the set value, l: less than the set value) sck err status disconnect event stop event standby under speaker di sconnection detection event processing standby t dcd disconnection judgment l: disconnect , h: connect awaiting event
FEDL22321-01 ml22q321/321 21/35 { event control example 1 (only one playback in play once mode) operation: the specified event is performed once after even t starting. other event inputs are disregarded during event execution. control method: input the event number to be executed to the serial interface pins. { event control example 2 (only one playback in scheduled play mode) operation: the specified event is performed once. control method: input the event number to be executed to the serial interface pins. in this mode, the event fixed at the time o f the end of phrase playback is performed repeatedly. th erefore, after event activa tion, input stop event"00" into the serial interface pins before the event is completed. { event control example 3 (repetitive playback in scheduled play mode) operation: after an event starts, unless a stop comm and is inputted, the event is performed repetitively. when a stop event is inputted, the event under execution is performed to the last and stops. control method: input the event number to be executed to the serial interface pins. in this mode, the event fixed at the time o f the end of phrase playback is performed repeatedly. after an event starts, unless a stop command is inputted, the event is performed repetitively. when desired to stop event execution, input stop command to the serial interface pins. ?good morning? csb sck sin event n ?good morning? csb sck sin event n 00h ?good morning? csb sck sin event n 00h ?good morning?
FEDL22321-01 ml22q321/321 22/35 { event control example 4 (change in pl ayback phrase in scheduled play mode) operation: the event execution specified first is en ded and newly specified event execution is started. control method: input the event number to be executed to the serial interface pins. in this mode, the event fixd at the time of the end of phrase playback is performed repeatedly. th erefore, after even t activation, input a new event into the serial interface pins befo re the event is completed. { event control example 5 (repetitive playback in change immediately mode) operation: after an event starts, unless a stop comm and is inputted, the event is performed repetitively. when a stop event is inputted, the event stops immediately. control method: input the event number to be executed to the serial interface pins. when desired to stop event execution, input stop command to the serial interf ace pins. the event stops immediately. { event control example 6 (change in play back phrase in change immediately mode) operation: the event under execution is immediately changed into a new event. control method: input the event number to be executed to the serial interface pins. after an event starts, input the next event number to the serial interface pins. the event under execution is immediately changed into a new event. ?good morning? csb sck sin event n 00h ?good afternoon? event m ?good morning? csb sck sin event n 00h ?good mor csb sck sin ?good morning? event n 00h ?good after event m ?good mor
FEDL22321-01 ml22q321/321 23/35 wait time setting before and after playback (ws1, ws2, ws3, ws4) each phrase can set up the wait time before and after playback. it is set into the rom. the rom data is created using a speech lsi utility. the speech lsi utility is dedicated software. ws1: time after inputting a phrase address, until spp/spm pins are enabled. ws2: time after spp/spm pins are en abled, until playback is started. ws3: time after playback is comple ted, until spp/spm pins are disabled. ws4: time after spp/spm pins are disabl ed, until it will be in a standby state. ws1-ws4 can be arbitrarily set up between 0 to1020ms (4ms unit). sck aout status phrase gnd standby playing event processing standby ws1 ws2 ws3 ws4 awaiting event
FEDL22321-01 ml22q321/321 24/35 wait time setting before and after playback (ws1, ws2, ws3, ws4) setting value wait time [ms] setting value wait time [ms] setting value wait time [ms] setting value wait time [ms] setting value wait time [ms] 00h 0 34h 208 67h 412 9ah 616 cdh 820 01h 4 35h 212 68h 416 9bh 620 ceh 824 02h 8 36h 216 69h 420 9ch 624 cfh 828 03h 12 37h 220 6ah 424 9dh 628 d0h 832 04h 16 38h 224 6bh 428 9eh 632 d1h 836 05h 20 39h 228 6ch 432 9fh 636 d2h 840 06h 24 3ah 232 6dh 436 a0h 640 d3h 844 07h 28 3bh 236 6eh 440 a1h 644 d4h 848 08h 32 3ch 240 6fh 444 a2h 648 d5h 852 09h 36 3dh 244 70h 448 a3h 652 d6h 856 0ah 40 3eh 248 71h 452 a4h 656 d7h 860 0bh 44 3fh 252 72h 456 a5h 660 d8h 864 0ch 48 40h 256 73h 460 a6h 664 d9h 868 0dh 52 41h 260 74h 464 a7h 668 dah 872 0eh 56 42h 264 75h 468 a8h 672 dbh 876 0fh 60 43h 268 76h 472 a9h 676 dch 880 10h 64 44h 272 77h 476 aah 680 ddh 884 11h 68 45h 276 78h 480 abh 684 deh 888 12h 72 46h 280 79h 484 ach 688 dfh 892 13h 76 47h 284 7ah 488 adh 692 e0h 896 14h 80 48h 288 7bh 492 aeh 696 e1h 900 15h 84 49h 292 7ch 496 afh 700 e2h 904 16h 88 4ah 296 7dh 500 b0h 704 e3h 908 17h 92 4bh 300 7eh 504 b1h 708 e4h 912 18h 96 4ch 304 7fh 508 b2h 712 e5h 916 19h 100 4dh 308 80h 512 b3h 716 e6h 920 1ah 104 4eh 312 81h 516 b4h 720 e7h 924 1bh 108 4fh 316 82h 520 b5h 724 e8h 928 1ch 112 50h 320 83h 524 b6h 728 e9h 932 1dh 116 51h 324 84h 528 b7h 732 eah 936 1eh 120 52h 328 85h 532 b8h 736 ebh 940 1fh 124 53h 332 86h 536 b9h 740 ech 944 20h 128 54h 336 87h 540 bah 744 edh 948 21h 132 55h 340 88h 544 bbh 748 eeh 952 22h 136 56h 344 89h 548 bch 752 efh 956 23h 140 57h 348 8ah 552 bdh 756 f0h 960 24h 144 58h 352 8bh 556 beh 760 f1h 964 25h 148 59h 356 8ch 560 bfh 764 f2h 968 26h 152 5ah 360 8dh 564 c0h 768 f3h 972 27h 156 5bh 364 8eh 568 c1h 772 f4h 976 28h 160 5ch 368 8fh 572 c2h 776 f5h 980 29h 164 5dh 372 90h 576 c3h 780 f6h 984 2ah 168 5eh 376 91h 580 c4h 784 f7h 988 2bh 172 5fh 380 92h 584 c5h 788 f8h 992 2ch 176 60h 384 93h 588 c6h 792 f9h 996 2dh 180 61h 388 94h 592 c7h 796 fah 1000 2eh 184 62h 392 95h 596 c8h 800 fbh 1004 2fh 188 63h 396 96h 600 c9h 804 fch 1008 30h 192 64h 400 97h 604 cah 808 fdh 1012 31h 196 65h 404 98h 608 cbh 812 feh 1016 32h 200 66h 408 99h 612 cch 816 ffh 1020 33h 204
FEDL22321-01 ml22q321/321 25/35 volume control (volume) use or unuse of volume control setting by the external vref input is selectable. when not using the external vref input function, the vref input value becomes null, and it comes to be able to setup volume by rom data in each phrase. when using an external vref input function, the analog value inputted from vref is changed into 32 steps of volume preset values by adc. taking in of a vref value is carried ou t every about 10ms. in this case, the volume setup by rom data becomes null. and volume setting is as follows. setting value volume [db] setting value v olume [db] setting value volume [db] 00h +2.98 0ah -0.41 15h -6.87 01h +2.70 0bh -0.83 16h -7.79 02h +2.40 0ch -1.28 17h -8.82 03h +2.10 0dh -1.75 18h -9.99 04h +1.78 0eh -2.25 19h -11.34 05h +1.45 0fh -2.77 1ah -12.94 06h +1.11 10h -3.34 1bh -14.90 07h +0.76 11h -3.94 1ch -17.44 08h +0.39 12h -4.58 1dh -21.04 09h +0.00 13h -5.28 1eh -27.31 14h -6.04 1fh off
FEDL22321-01 ml22q321/321 26/35 mask option setting the following table shows the items which can be set by using the mask option (rom data): during initialization processing after power on, mask op tion data are transferd automatically to each setting. the rom data is created using a speech lsi utility. the speech lsi utility is dedicated software. function description parameter speaker amp control setting of the internal speaker amplifier use or unuse of the internal speaker amplifier selectable use of speaker amp speaker amp control gain +6db setting of the internal speaker gain +6db or +12db selectable +12db speaker amp control spoff pin hi-z pull down spoff pin setting high-impedance input, pull-up input, or pull-down input selectable pull up speaker amp control setting of thermal detection use or unuse of thermal detection selectable thermal check on speaker amp control judgement temperature 150c 125c setting of judgement temperature 150c or 125c or 100c selectable 100c spi setting clock polarity normal (h level) sck pin setting ?h? input or ?l? input of default selectable reversal (l level) spi setting data transfer type lsb first sin pin setting lsb first or msb first selectable msb first volume control volume control setting vref volume f unction use / unused selectable sets volume by vref-pin
FEDL22321-01 ml22q321/321 27/35 voice synthesis algorithm five types of voice synthesis algorithm are supported. they are 4-bit adpcm2, 8-bit non-linear pcm, 8-bit straight pcm and 16-bit straight pcm. select the best one according to the characteristics of voice. the following table shows key f eatures of each algorithm. voice synthesis algorithm feature hq- adpcm algorithm that enables high sound quality and high compression, which have been achieved by the improved 4-bit adpcm that uses variable bit-length coding. 4-bit adpcm2 up version of lapis semiconductor?s specific voice synthesis algorithm (: 4-bit adpcm). voice quality is improved. 8-bit nonlinear pcm algorithm, which plays back mid-range of waveform as 10-bit equivalent voice quality. 8-bit pcm normal 8-bit pcm algorithm 16-bit pcm normal 16-bit pcm algorithm memory allocation and creating voice data the rom is partitioned into four data areas: voice (i.e., phra se) control area, test area, voice area, and edit rom area. the voice control area manages the voice data in the rom. it contains data for controlling the start/stop addresses of voice d ata for 62 phrases, use/non-use of the edit rom function and so on. the test area contains data for testing. the voice area contains actual waveform data. the edit rom area contains data for effective use of voice data. for the details, refer to the section of ?edit rom function.? the edit rom area is not available if the edit rom is not used. the rom data is created using a dedicated tool. voice control area (fixed 8 kbits) prohibition of use area (fixed 64 kbits) configuration of rom data 0x00000 0x01fff 0x02000 voice area 2 max.0x0efff max.0x0efff edit rom area depends on creation of rom data. test area 0x0f000 0x0ffff 0x10000 0x103ff voice area 1 0x10400 0x1ffff the one phrase must make 50ms or more length. since the data which exceeds 64 k bytes in one phrage cannot be played, please devide the voice phrase to be set to each below 64 k bytes, and join those data by the edit phrase function.
FEDL22321-01 ml22q321/321 28/35 playback time and memory capacity the playback time depends on the memory capacity, sampling frequency, and the playback method. the equation to know the playback time is shown below. but this is not applied if the edit rom function is used. (bit length is 4 at the 4-bit adpcm2 and 8/16 at the pcm.) example) in the case that the sampling fr equency is 8 khz, algorithm is 4-bit adpcm2, the playback time is approx. 29.4 seconds, as shown below. edit rom function the edit rom function makes it possible to play back multiple phr ases in succession. the following functions are set using the edit rom function: x continuous playback: there is no limit to set the number of times of the continuous playback. it depends on the memory capacity only. x silence insertion function: 20ms to 1,024 ms (4ms unit) note: silent insertion time varies for 1ms by the sampling frequency it is possible to use voice rom effec tively to use the edit rom function. below is an example of the rom structur e, case of using the edit rom function. example 1) phrases using the edit rom function phrase 2 phrase 3 phrase 4 phrase 5 a d a c e b e c phrase 6 d d d b a d b e c d silence example 2) structure of the rom that contents of example 1 are stored a b c d e address control area editing area playback time [sec] = 1.024 (voice area 1 + voice area 2) [kbits] sampling frequency [khz] bit length playback time = 1.024 920 [kbits] 8 [khz] 4 [bits] ? 29.4 [sec]
FEDL22321-01 ml22q321/321 29/35 notice of silence insertion function if it is only silence phrase registered, please put in order three or more silence phrase. the phrase which is constituted from one or two of silence phrase does not playback. example 3) phrase composition in the case of using silence insertion function the phrase to playback (the phrase 2 is playbacked twice on both sides of 1 sec silence.) a d b 1 sec which is constituted by the three silences is registered as the phrase 8. silence a b d phrase 2 phrase 2 phrase 8 1sec silence silence 336ms silence insertion silence silence 336ms silence insertion 328ms silence insertion the rom consumption when using the edit rom function when playing more than one phrases continuously, the rom consumption is used 64 bits per 1 phrase. the silence insertion function is used 16 bits every once.
FEDL22321-01 ml22q321/321 30/35 termination of the v ddl pin the v ddl pin is the regulator output that is power supply pin for the internal logic circuits. connect a capacitor between this pin and the ground in order to prevent noise generation and power fluctuation. the recommended capacitance value is shown be low. however, it is important to evaluate and decide using the own board. also, start the next operation after each output voltage is stabilized. pin recommended capacitance value remarks v ddl 10 f 20% the larger the connection capaci tance, the longer the settling time. power supply wiring the power supply of this lsi is divided into the following sections: ? digital power supply (v dd ) ? analog power supply (spv dd ) as shown below, supply the same power supply to v dd and spv dd and separate the analog and digital power supplies by wiring. power supply voltage = 3 v v dd spv dd gnd spgnd 3 v ml22321-xxx
FEDL22321-01 ml22q321/321 31/35 application circuit spoff spp spm spin aout sg vref reset_n csb sck sin scken busyb err test osc0 osc1 4.096mhz 24pf 24pf v dd spv dd gnd spgnd v ddl 3v 10uf 0.1uf mcu 0.1uf
FEDL22321-01 ml22q321/321 32/35 package dimensions notes for mounting the su rface mount type package the surface mount type packages are very su sceptible to heat in reflow mounting and humidity absorbed in storage. therefore, before you perform reflow mountin g, contact rohm's responsible sales person fo r the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). the heat resistance (example) of this lsi is shown below. heat resistance ( ja) changes with the size and the number of layers of a substrate. die pad on the back of a package partial ground contact area 100% pcb jedec w/l/t 76.2/114.5/1.6 mm pcb layer 4l air cooling conditions calm 0m/sec heat resistance ja 45[ /w] power consumption of chip pmax at outputpower 1w (5v) 0.818[w] power consumption of chip pmax at outputpower 0.5w (3.3v) 0.283[w] tjmax of this lsi is 125 . tjmax is expressed with the following formulas. tjmax = tamax + ja pmax
FEDL22321-01 ml22q321/321 33/35 mounting area for package lead soldering to pcb (reference data) is shown below. die pad on the back of a package should connect with th e substrate of opening or a gnd for heat dissipation. mounting area for package le ad soldering to pc boards [unit mm] when laying out pc boards, it is important to design the foot pattern so as to give consideration to ease of mounting, bonding, positioning of parts, reliability, writing, and elimination of solder bridges. the optimum design for the foot pattern varies with the materials of the substrate, the sort and thickness of used soldering paste,and the way of soldering. therefore when laying out the f oot pattern on the pc boards, refer to this figure which mean themounting area that the pack age leads are allowable for soldering to pc boards.
FEDL22321-01 ml22q321/321 34/35 revision history page document no. date previous edition current edition description FEDL22321-01 mar. 23,2015 ? ? final edition 1
FEDL22321-01 ml22q321/321 35/35 notes 1) the information contained herein is subject to change without notice. 2) although lapis semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as co mplying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. lapis semiconductor shall have no responsibility for any damages arising out of the use of our products beyond the rating specified by lapis semiconductor. 3) examples of application circuits, circuit constants and any ot her information contained herein are provided only to illustrate the standard usage and operations of the products.the peripheral conditions must be taken into account when designing circuits for mass production. 4) the technical information specified herein is intended only to show the typical functions of the products and examples of application circuits for the products. no license, expressly or implied, is granted hereby under any intellectual property rig hts or other rights of lapis semiconductor or any third party with respect to the information contained in this document; therefore lapis semiconductor shall have no responsibility what soever for any dispute, concerning such rights owned by third parties, arising out of the us e of such technical information. 5) the products are intended for use in ge neral electronic equipment (i.e. av/oa devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document. 6) the products specified in this document are not designed to be radiation tolerant. 7) for use of our products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a lapis semiconductor re presentative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems. 8) do not use our products in applications requiring extremely high reliability, such as aerosp ace equipment, nuclear power control systems, and submarine repeaters. 9) lapis semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein. 10) lapis semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. however, lapis semiconductor does not warrant that such in formation is error-free and lapis semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information. 11) please use the products in accordance with any applicable environmental laws and regulations, such as the rohs directive. for more details, including rohs compatibility, please contact a rohm sales office. lapis semiconductor shall have no responsibility for any damages or losses resulting non-com pliance with any applicable laws or regulations. 12) when providing our products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable ex port laws and regulations, including without limitation the us export administration regulations and the foreign exchange and foreign trade act. 13) this document, in part or in whole, may not be reprinted or reproduced without prior consent of lapis semiconductor. copyright 2015 lapis semiconductor co., ltd. 2-4-8 shinyokohama, kouhoku-ku, yokohama 222-8575, japan http://www.lapis-semi.com/en/

▲Up To Search▲

Price & Availability of FEDL22321-01

	To Download FEDL22321-01 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .