Part Number Hot Search : 
5A102 8069X MS721208 0P100 1536W 8069X BXMP1019 CPD74
Product Description
Full Text Search
 

To Download TB6585FTG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  tb6585 fg/ftg 201 4 / 01/ 08 1 toshiba bi - cmos integrated circuit silicon monolithic tb6585 fg , tb6585 ftg 3 - phase sine - wave pwm driver for bldc motors features ? sine -wa ve pwm drive ? triangular - wave generator ? hall amplifier ? lead angle control ? current limit control input (v rs = 0.5 v (typ.)) ? rotation pulse output (3 pulse/electrical degree 360 ) ? operating supply voltage range: v m = 4.5 to 42 v ? reference supply output: v refo ut = 4.4 v (typ.), 20 ma (max) ? output current: i out = 1.8 a (max), 1.2 a (typ.) (fg type) i out = 1.0 a ( max ) , 0.8 a ( typ. ) (ftg type) ? output on - resistance: r on (p- channel and n - channel sum) = 0.7 ? (typ.) tb6585fg TB6585FTG weight: hsop36 -p-450 - 0.65: 0.79 g (typ.) qfn48 - p - 0707 - 0.50: 0.137 g (typ.)
tb6585 fg/ftg 201 4 / 01/ 08 2 pin assignment tb6585fg note: pins 1 and 36 and pins 18 and 19 are respectively connected together on the frame inside the ic. the nc pin can be used as a jumper. the fin and the package bottom are electrically connected. to stabilize the chip, the fin pins should be connected to s - gnd and p - gnd at a location as close to the tb6585fg as possible. v refout hup 1 2 hum hvp 3 4 hvm n.c 5 6 hwp hwm 7 8 cw/ccw s - gnd 9 10 n.c osc/c 11 12 osc/r reset 13 14 v sp fg 15 16 rs 17 18 fin 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 fin v refout g in + g in - g out ph lpf iv la ul ll tr ml v m u v w ir p - gnd v m
tb6585 fg/ftg 201 4 / 01/ 08 3 TB6585FTG rs p -gnd ir w v u vm fg hwm hwp s-gnd osc/c osc/r nc v sp nc nc nc nc nc nc tr nc cw/ccw reset hvm hvp hum hup vrefout ml ll ul la iv lpf g in + nc g in - nc nc nc nc nc nc g out nc ph 1 2 3 4 5 6 7 8 9 10 11 12 36 35 34 33 32 31 30 29 28 27 26 25 48 47 46 45 44 43 42 41 40 39 38 37 19 20 21 22 23 24 13 14 15 16 17 18
tb6585 fg/ftg 201 4 / 01/ 08 4 pin description pin no. symbol description tb6585fg TB6585FTG 1, 36 7 v m motor power supply pin (v m = 4.5 to 42 v) 2 8 fg rotation speed output pin (3 pu lses per electrical degree) 3 9 hwm w - phase hall - signal input ( ?) 4 10 hwp w - phase hall signal input (+) 5 11 s - gnd signal ground 7 12 osc/c connection pin for a capacitor to control pwm oscillation 8 13 osc/r connection pin for a resistor to control pwm oscillation 9 15 v sp speed control input 10 22 tr time setting pin for the anti - lock system 12 24 cw/ccw rotation direction select input 13 25 reset reset pin for disabling the outputs 14 26 hvm v - phase hall - signal input ( ? ) 15 27 hvp v - phase hall - signal input (+) 16 28 hum u- phase hall - signal input ( ? ) 17 29 hup u- phase hall - signal input (+) 18, 19 30 v refout reference voltage output (v refout = 4.4 v (typ.), i refout = 20 ma (max)), connection pin for an oscillation pr evention capacitor 20 31 ml restart operation select input for the anti - lock system 21 32 ll lower limit control for lead angle 22 33 ul upper limit control for lead angle 23 34 la lead angle select input (this input is used to determine the lead - angle under the automatic lead - angle control.) 24 35 iv voltage output converted from the output current 25 36 lpf connection pin for a filter capacitor 26 37 ph connection pin for a peak - hold capacitor 27 39 g out amplified shunt voltage 28 46 g in - connec tion pin for an amplifier resistor 29 48 g in + shunt voltage input 30 1 rs overcurrent protection input (disables outputs when rs 0.5 v) 31 2 p - gnd power ground 32 3 ir connection pin for an output shunt resistor 33 4 w w - phase output 34 5 v v - phas e output 35 6 u u- phase output 6, 11 14, 16, 17, 18, 19, 20, 21, 23, 38, 40, 41, 42, 43, 44, 45, 47 n.c no- connect
tb6585 fg/ftg 201 4 / 01/ 08 5 i/o equivalent circuits some parts are omitted from the equivalent circuit diagrams or simplified for the sake of simplicity. pin descr iption symbol i/o signal internal circuit diagram position signal inputs hup hum hv p hvm hwp hw m analog hysteresis: 8 mv (typ.) speed control input v sp analog input range: 0 to v refout rotati on direction select input l: clockwise (cw) h: counterclockwise (ccw) cw/ccw digital l: 0.8 v ( max ) h: 2.0 v ( min ) hysteresis: 200 mv (typ.) reset input l: drives a motor h: reset reset digital l: 0.8 v ( max ) h: 2.0 v ( min ) hysteresis: 200 mv (typ.) at reset: outputs are disabled; internal counter keeps running. lead angle control input 0 v: 0 3.0 v: 29 (5 - bit ad converter ) la when fixing the lead angle externally, connect ll to gnd an d ul to v refout . also, apply a control voltage to the la pin. input range: 0 to 4.4 v (v refout ) when an input voltage of 3.0 v or higher is applied, the lead angle is clipped to a maximum of 29 . the la pin should be left open when using the automatic - lea d- angle control. at this time, the la pin can be used for determining the lead angle. v refout v refout v refout 150 k ? 100 ? v refout 100 ? cw/ccw 100 k ? v refout 100 ? reset 100 k ? v re fout 200 k ? 100 ? 100 ? lower limit control input upper limit and automatic - lead - angle control input la
tb6585 fg/ftg 201 4 / 01/ 08 6 pin descr iption symbol i/o signal internal circuit diagram gain control inputs (lead - angle controller) g in ? g in + g ou t non- inverting amplifier 25db (max) g out output voltage low: gnd high: v refout ? 0 .4 v peak - hold (lead - angle controller) ph this pin is connected to a peak - hold capacitor and a discharge resistor. 100 k ? /0.1 f low - pass filter (lead - angle controller) lpf this pin is connected t o an rc filter (low - pass filter) capacitor. this pin has an internal resistor of 100 k ? (typ.). 0.1 f lead- angle lower - limit control ll the lead angle is clipped to the lower limit. ll = 0 v to 4.4 v (v refout ) when ll > ul, la is fixed to the value determined by ll. lead- angle upper - limit control ul the lead angle is clipped to the upper limit. ul = 0 v to 4.4 v (v refout ) when ll > ul, la is fixed to the value determined by ll. g in + v refout g in ? g out to peak - hold circuitry 100 ? 100 ? v refout 100 ? v refout v refout 100 ? 100 ? ph v refout 100 ? 100 ? lpf 100 ? v refout ll 100 ? v refout ul
tb6585 fg/ftg 201 4 / 01/ 08 7 pin descr iption symbol i/o signal internal circuit diagram restart operation select input for the anti - lock system l: restart with power cycling h: automatic restart ml digital l: 0.8 v ( max ) h: 2.0 v ( min ) voltage output converted from output current iv analog iv = 0. 5 v to 3.5 v ( 2 ma (max)) gain = 1.2 (typ.) current - limiting input rs analog digital filter: 1 s (typ.) the gate block protection is activated when rs reaches 0.5 v. (disabled every carrier cycle) u- phase, v - phase and w - phase outputs u v w motor drive output i out = 1.2 a (typ.) , 1.8 a (max) (tb6585fg) i out = 0.8 a ( typ. ) , 1.0 a ( max ) (TB6585FTG) 100 k ? 100 ? v refout v refout iv 10 k ? 60 k ? v refout 0.5 v 200 k ? 5 pf comparator rs vm ir u, v, w
tb6585 fg/ftg 201 4 / 01/ 08 8 absolute maximum ratings (t a = 25 c) characteristics symbol rating uni t power supply voltage v m 45 v input voltage v in 4.7 v output current i out tb6585fg 1.8 ( note 1) a TB6585FTG 1.0 ( note 1) power dissipation p d 1.3 (note 2) w 3.2 (note 3) operating temperature t opr ?30 to 85 c storage temperature t stg ?55 to 150 note 1: output current may be limited by the ambient temperature or a heatsink. the maximum junction temperature should not exceed t jmax = 150c. note 2: measured for the ic only. (t a = 25c) note 3: measured on a board. (100 mm 200 mm 1.6 mm, c u: 50%) operating ranges (t a = 25c) characteristics symbol min typ. max unit power supply voltage v m 4.5 24 42 v oscillation frequency bandwidth f osc 4 5 6 mhz
tb6585 fg/ftg 201 4 / 01/ 08 9 package power dissipation tb6585fg (1) rth (j -a) : 96c/w (2) measured on a b oard (114 mm 75 mm 1.6 mm, cu: 20%) r th (j - a) = 65c/w (3) measured on a board (140 mm 70 mm 1.6 mm, cu: 50%) r th (j - a) = 39c/w TB6585FTG measured on a board (140 mm 70 mm 1.6 mm, cu: 50%) rth (j - a) = 38c/w ambient temperature t a ( c) p d C t a power dissipation p d (w) (2) (3) (1) 0 0 3.5 25 50 75 100 125 150 0.5 1 1.5 2 2.5 3 p d C t a power dissip ation (w) ambient temperature ( c)
tb6585 fg/ftg 201 4 / 01/ 08 10 electrical ch aracteristics (t a = 25c, v m = 24 v) characteristics symbol test conditions min typ. max unit power supply current i m pre - drive current + control current, i refout = 0 ma ? 7 14 ma input current i in (1) v in = 4.4 v la ? 22 40 a i in ( 2) v in = 4.4 v v sp ? 30 60 i in (3) v in = 4.4 v reset, ml, cw/ccw ? 44 80 hall amplifier in- phase input voltage range v cmrh 1.5 ? 3.5 v input voltage swing v h 50 ? ? mvpp input hysteresis v hysh (note) 4 8 12 mv input current i inh v cmrh = 2.5 v, single phase ? 1 ? 1 a input voltage v in hi gh cw/ccw, res et, ml 2.0 ? v refout + 0.2 v low 0 ? 0.8 v in hys cw/ccw, res et, ml ? 0.2 ? v sp (4.4) modulated wave: max v refout - 0.2 ? v refout + 0.2 v sp (0.5) commutation off start motor operation 0.3 0.5 0.7 o utput on - resistance r on (h +l ) tb6585 fg i out = 1.2 a u, v, w ? 0.7 1.0 i out = 1.6 a u, v, w ? 0.7 1.0 tb6585 ftg i out = 0.8 a u, v, w ? 0.7 1.0 v refout output voltage v refout i refout = 20 ma v refout 4.0 4.4 4.8 v fg output voltage v fg ( h ) i fg = 1 ma fg v refout - 1.0 v refout - 0.2 ? v v fg (l) i fg = ? 1 ma fg ? 0.2 1.0 output leakage current i l (h) v out = 0 v ? 0 1 a i l (l) v out = 24 v ? 0 1 current detection v rs rs 0.46 0.5 0.54 v input delay t rs rs output off ? 2.0 ? s gain - controlling amplifier for lead - angle controller amp out g out output current, i am p = 5 ma, g in + = 0.2 v g in ? , g out : gain = 12 ( 11 k ? /1 k ? ) 2.25 2.3 ? v amp ofs g in ?, g out 11 k ? /1 k ? ? ?40 ? mv voltage error for lead - angle limit control ? l ll = 0.7 v ?20 ? 20 mv ? u ul = 2.0 v ?30 ? 30 ph output current for lead - angle controller ph out (0 m a) ph output current, i ph = 0 ma, g out = 2.4 v 2.35 2.4 2.45 v ph out (5 m a) ph output current, i ph = 5 ma, g out = 2.4 v ? 1.9 ? lead angle correction t la (0) la = 0 v or open, hall in = 100 hz ? 0 ? t la (1.5) la = 1.5 v, hall in = 100 hz ? 15 ? t la (3) la = 3 v, hall in = 100 hz ? 29 ? automatic restart from motor lo ck tml (on ) lock detection time , tr = 180 pf ? 500 ? m s tml ( off) output off time when ml = high, tr = 180 pf ? 500 ? f tr oscillation frequency , tr = 180 pf 1.5 2.0 2.5 khz v m power supply monitor v m (h) output start point 3.8 4.0 4.2 v v m (l) outpu t stop point 3.3 3.5 3.7 v h hysteresis width ? 0.5 ?
tb6585 fg/ftg 201 4 / 01/ 08 11 characteristics symbol test conditions min typ. max unit pwm frequency f c (5m) osc/c = 150 pf osc/r = 16 k 18 20 22 khz thermal shutdown tsd (note) 150 165 180 c tsdhys thermal shutdown hys teresis ? 15 ? note: product testing before shipment is not performed. functional description 1. basic operation at startup, the motor is driven by a square - wave commutation signal that is generated based on the position detection signal. when the position detection signal exceeds the rotational frequency of f = 2.5 hz, the rotor position is determined by the position detection signal and the modulated wave signal is generated. then, the sine - wave pwm signal is generated by comparing the modulated wave sign al with the triangular wave signal to start a motor in pwm drive mode. startup to 2.5 hz: square - wave drive (120 commutation) f = fosc/(2 1 3 41 6) 2.5 hz or higher: sine - wave pwm drive (180 commutation) f 2.5 hz when f osc = 5 mhz 2. speed control in put (v sp ) (1) speed control input: 0 v < v sp 0.5 v the motor - driving output is turned off. (motor is stopped.) (2) speed control input: v sp > 0.5 v when f osc = 5 mhz, the motor is driven by a square wave until f reaches 2.5 hz. then, the motor - driving signal is switched to a sine - wave signal. note: an amplitude of the modulated waveform becomes maximum when v sp = v refout . the pwm duty cycle that is obtained with the v sp voltage of v refout is defined as 100%. 3. carrier frequency setting the frequency of the triangular wave (carrier frequency) required for the pwm signal generation is fixed at the following value: f c = f osc /252 (hz), where f osc = reference clock frequency (rc oscillator frequency) example : when f osc = 5 mhz, f c = 19.8 khz 4. lead angle correction the lead angle of the motor driving signal generated in accordance with the induced voltage (hall signal) is corrected by an angle between 0 and 29. the lead angle control can be achieved by directly applying a voltage to the l a pi n, or by using the motor current. modulated waveform triangular wav e (carrier) gnd v refout 100% v refout v sp pwm duty cycle 0.5 v 0 v (1) (2)
tb6585 fg/ftg 201 4 / 01/ 08 12 step la (v) lead angle () step la (v) lead angle () 1 0.00 0.00 17 1.50 15 2 0.09 0.94 18 1.59 15.94 3 0.19 1.88 19 1.69 16.88 4 0.28 2.81 20 1.78 17.81 5 0.38 3.75 21 1.88 18.75 6 0.47 4.69 22 1.97 19.69 7 0.56 5.63 23 2.06 20.63 8 0.66 6.56 24 2.16 21.56 9 0.75 7.5 25 2.25 22.50 10 0.84 8.44 26 2.34 23.44 11 0.94 9.38 27 2.44 24.38 12 1.03 10.31 28 2.53 25.31 13 1.13 11.25 29 2.63 26.25 14 1.22 12.19 30 2.72 27.19 15 1.31 13.13 31 2.81 28.13 16 1.41 14.06 32 2.91 29.06 automatic - lead - angle controller 5- bit ad c onverter modulated wave generator g in + la la = 0 v lead angle 0.94 lead angle 0 la = 90 mv (typ.) 0 0 0.35 0.7 1.05 1.4 1.75 2.1 2.45 2.8 3.15 5 10 15 20 25 30 la (v) lead angle ( ) la (v) vs. lead angle ( ) characteristics
tb6585 fg/ftg 201 4 / 01/ 08 13 * : gain = (r 1 + r 2 ) /r 1 , r 3 = 100 k , c 1 = 0.1 f 5. position detection ( h all effect input) the in - phase input voltage range, v cmrh , is from 1.5 to 3.5 v. the input hysteresis, v h, is 8 mv (typ.). *: the hall amplifier can operate when v s is at least 50mvpp. however, to stabilize the time interval between zero - cross points of each phase signal, that is, the 60- electrical - degree interval, the amplitude should be as high as possible. (vs is reco mmended to be 200 mvpp or higher.) 6. rotation pulse output (fg o utput) this pin generates a rotation pulse (3 pulses/electrical degree). example: with an eight - pole motor, 12 pulses are generated per revolution. (12 ppr) 7. reverse rotation detection the dire ction of the motor rotation is detected. the drive mode is then selected between 120 commutation and 180 commutation modes. t he detection is performed at every electrical degree of 360 . cw/ccw pin actual rotation direction of the motor commutation mode low (cw) cw ( clockwise ) 180 commutation ccw ( counterclockwise ) 120 commutation hi gh (ccw) cw ( clockwise ) 120 commutation ccw ( counterclockwise ) 180 commutation note: when the hall signal frequency is below 2.5 hz, the tb6585 fg/ftg is put in 120 commutation mode even when 180 commutation mode is selected. gain v rf (peak) rf motor current amp . v rf r 2 r 1 peak hold 5- bit a /d converter gain v rf lead- angle value r 3 c 1 la pin iv pin v rf v [v] t [s] l ead - angle value gain v rf gain v rf (peak) v h hum hup v s 50 mv v s v h = 8 mv (typ.) v h
tb6585 fg/ftg 201 4 / 01/ 08 14 8. various protections (1) overcurrent protection (rs pin) when a dc link current exceeds the internal reference voltage, output transistors are turned off. the tb6585 fg/ftg exits overcurrent protect ion mode every carrier cycle. reference voltage = 0.5 v (typ.) (2) external reset (reset pin) output transistors are turned off when reset is high; they are turned on again when reset is low or open. t he res et pin can be used to turn off output if any abnorm ality is detected externally. (3) internal protections ? position detection fault protection when the position detection signals are all set to high or low, output transistors are turned off. otherwise, the motor is restarted every carrier cycle . ? anti - lock capa bility when the operation mode is not properly switched as configured from 120 commutation mode of startup operation to 180 commutation mode, the motor is deemed to be locked and output transistors are turned off. the restart operation can be selected fr om either the automatic restart or the power cycling. < setting the time of motor - lock detection and the time while the motor is stationary > the time required for the motor - lock detection and the time while the motor driving si gnal is inactive can be adjusted by the external capacitor c 1 . (these periods are set to be the same.) time setting ) ( = s 1024 i v c t th 1 i = 0.72 a , v th = 2 v example: when c 1 = 180 pf, t 500 ms (typ.). < automatic restart (ml = high) > when the hall signal frequency is kept below 2.5 hz for at least 500 ms (typ.), the tb6585 fg/ftg becomes active and inactive periodically every 500 ms (typ.). the protection is disabled when the hall signal frequency reaches 2.5 hz and the operation mode is switched to 180 commutation mode. < restart with power cycling (ml = open or low) > when the hall signal frequency is kept below 2.5 hz for at least 500 ms (typ.), output transistors are disabled. the tb6585 fg/ftg can be restarted by turning off and back on the v m power supply, which must be kept below 3.5 v (typ.). the tb6585 fg/ftg can also be restarted by turning off and back on v sp , which must be kept belo w 0.5 v (typ.). ml = high moto r - lock d etection (if h all signal frequency continues to be below 2.5 hz) hall u hall v hall w restart o peration s elector ml automatic restart ? protection is automatically disabled using the pulse counter pulse counter (10 bits) restart with p ower c ycling ? protection is disabled by turning off and back on the v m power supply o r v sp ml = low tr drive output controller c 1
tb6585 fg/ftg 201 4 / 01/ 08 15 ? undervoltage protection (v m power supply monitoring) when the v m power supply is turned on or off, commutation signal outputs are disabled while v m is outside the operating voltage range. operation flow output: off commutation signal power supply voltage 4.0 v ( typ.) 3.5 v ( typ.) gnd vm vm output: off output: on sine waveform (modulated signal ) triangular w ave (c arrier frequency ) position d etector counter system clock generator phase alignment position signal (hall sensor ) speed control (v sp ) comparator phase w phase v phase u u - phase output output power transistors (p - channel+ n- channel) cr oscillation v - phase output w - phase output
tb6585 fg/ftg 201 4 / 01/ 08 16 < sine - wave pwm signal generation > the modulated waveform is generated using the hall signals. the sine - wave pwm signal is then generated by comparing the modulated waveform with the triangular wave. the time between the rising edges (falling edges) and the immediately - following falling edges (rising edges) of any of the three hall signals (interval of 60 electrical degrees) are calculated by the counter. this period is used for data generation of the next 60 - electrical- degree interval. the modulated wavefor m of 60 - electrical- degree interval consists of 32 data items. the time period for a single data item is 1/32 of the previous 60 - electrical- degree interval. the modulated waveform advances by this period. (operating waveforms when cw/ccw = low) as illustrated above, the modulated waveform ) (1) advances by 1/32 of the period between the rising edge ( ) of hu and the falling edge ( ) of hw. l ikewise, the modulated waveform (2) ad vances by 1/32 of the period between the falling edge ( ) of hw and the rising edge ( ) of hv. if the next edge does not occur even after completing the generation of 32 data, data for the next 60- elect rical - degree interval are generated based on the same time period until the next edge occurs. also, the phase alignment with the modulated waveform is performed at every zero - cross point. the modulated waveform is reset by bein g synchronized with the rising and falling edges of the position detection signal at every 60 electrical degrees. therefore, the modulated waveform becomes discontinuous * t s u (1) 1 2 3 4 5 6 30 31 32 32 data * t * t = t (1) 1/32 hup hvp hwp s u s v sw (4) (1) (5) (6) (2) (5) (6) (1) (2) *: though the hup, hvp and hwp pins are hall effect inputs, they are indicated as square waveforms for the sake of simplicity.
tb6585 fg/ftg 201 4 / 01/ 08 17 at every reset if there occurs a zero - cross point error of the hall signal, or when mo tor is being accelerated or decelerated. also, the phase alignment with the modulated waveform is performed at every zero - cross point. the modulated waveform is reset by being synchronized with the rising and falling edges of the position detection signal (hall amplifier output) at every 60 electrical degrees. therefore, if the next zero - cross point occurs before completing the generation of 32 data for 60- electrical- degree interval due to the zero- cross point error of the position detection signal, the cur rent data is reset and the data generation for the next 60 - electrical- degree interval is then started. in such cases, the modulated waveform is discontinuous at every reset. hu hv hw (2) (1) s u (1) 1 2 3 4 28 29 30 31 1 3 2 reset
tb6585 fg/ftg 201 4 / 01/ 08 18 < output waveform of the sine - wave pwm drive> < output waveform of the square - wave drive > note: the above u - phase waveform shows the behavior of the u - phase output signal when a resistor is connected between the u and vm pins and also between the u pin and ground to obtain . likewise, resistors are connected to the v and w pins. indicates the high- impedance state. output waveform phase u phase v phase w pwm signal generation (inside the ic) gnd gnd gnd v sp input voltage carrier frequency v m v m v m 2 vm 2 vm 2 vm v uv modulated wave carrier frequency phase u (i nside the ic) v refout (typ.) gnd phase u v m gnd v m gnd phase v v m gnd phase w (v u ? v v ) line v oltage output w aveform 2 vm 2 vm
tb6585 fg/ftg 201 4 / 01/ 08 19 timing chart of the clockwise rotation (cw/ccw = low, la = gnd) *: the lead - angle correction is perform ed in accordance with the la input when the hall signal frequency is 2.5 hz or higher. the timing chart may be simplified for the sake of brevity. 0 < hall signal frequency < 2.5 hz (120 commutation: inside the ic) wl ul vl vh wh uh fg hwm hvp hwp hup hvm hum ( hall signal input for clockwise rotation ) 2.5 hz < hall signal frequency (180 commutation : modulated wave inside the ic ) s u s v s w fg
tb6585 fg/ftg 201 4 / 01/ 08 20 timing chart of the clockwise rotation (cw/ccw = low, la = gnd) *: if the hall signal for counterclockwise rotation is applied when cw/ccw = low, the motor is driven by the 120 commutation signal with a lead angle of 0. (reverse rotation by the wind) the timing chart may be simplified for the sake of brevity. wl fg ul vl vh wh uh hwm hvp hwp hup hvm hum ( hall signal input for counterclockwise rotation ) reverse rotation detection (120 commutation: inside the ic )
tb6585 fg/ftg 201 4 / 01/ 08 21 timing chart of the counter c lockwise rotation (cw/ccw = high, la = gnd) *: the lead - angle correction is performed in accordance with the la input when the hall signal frequency is 2.5 hz or higher. the timing chart may be simplified for the sake of brevity. wl fg ul vl vh wh uh hwm hvp hwp hup hvm hum 0 < hall signal frequency < 5 hz (120 commutation: inside the ic) ( hall signal input for counterclockwise rotation ) 5 hz < hall signal frequency (180 commutation: modulated wave inside the ic) s u s v s w fg
tb6585 fg/ftg 201 4 / 01/ 08 22 wl fg ul vl vh wh uh hwm hvp hwp hup hvm hum reverse rotation detection (120 commutation: inside the ic ) ( hall signal input for clo ckwise rotation ) timing chart of the counter c lockwise rotation (cw/ccw = high, la = gnd) *: if the hall signal for clockwise rotation is applied when cw/ccw = high, the motor is driven by the 120 commutation signal with a lead angle of 0. ( reverse rotatio n by the wind ) the timing chart may be simplified for the sake of brevity.
tb6585 fg/ftg 201 4 / 01/ 08 23 block diagram tb6585fg 12 13 2 v sp cw/ccw reset fg 3 ppr 9 mcu osc/r 31 29 7 8 15 14 4 (note 1) v refout system c lock g enerator sine - w ave g enerator 28 27 26 23 22 21 ph lpf upper limit lower limit 10 charge p ump s - gnd p - gnd 34 33 32 u v w tsd (165 c) 24 4.4- v p ower s upply 35 v m = 4.5 to 42 v 22 f g in + g in - g out ph lpf iv la ul ll (100 k ) ( 10 k ) 100 k 0.1 f 0.1 f v refout v refout predetermined number lock protection 20 ml ir 30 rs 25 5, fin 18, 19 hwm hwp h vm osc/c hup hum hvp 29 pin (note 3) 3 17 16 v refout (note 1) 0.001 tr 1, 36 s - gnd 180 pf 0.47 f 150 pf 16 k v m (note 2)
tb6585 fg/ftg 201 4 / 01/ 08 24 TB6585FTG note: tb6585fg/ftg note 1: an oscillation prevention c apacitor should be connected to the v refout pin at a location as close to the tb6585 fg/ftg as possible. if the package s thermal performance is not enough for the application, a load must not be connected to the v refout output; instead, a voltage of 4.4 v must be applied externally to it. note 2: an oscillation prevention capacitor should be connected to the v m pin at a location as close to the tb6585 fg/ftg as possible. note 3: if there is a significant noise, an rc filter (low - pass filter) should be conne cted. note 4 : a large current or voltage might be abruptly applied to the ic and peripherals in case of a short - circuit across outputs, a short - circuit to power supply or a short - circuit to ground. this possibility should be fully considered in the design of the output, v m , ir and ground lines. also, care should be taken not to install the ic in the wrong orientation. o therwise, ic may be broken. note 5 : the constants of loads that are connected externally to the ic shown in the above diagram are used as i nitial values to determine whether the application operates properly. the capacitor values that are connected to vm, v refout, and between positive and negative inputs of hall elements must be determined experimentally. 30 mcu (note 3 7 osc/r 2 48 12 13 27 26 10 24 25 8 v sp cw/ccw reset fg (note 1 v refout system c lock g enerator sine - w ave g enerator 46 39 37 34 33 32 ph lpf upper limit lo wer limit 22 charge p ump s - gnd p - gnd 5 4 3 u v w tsd (165 c) 3 ppr 35 4.4- v p ower s upply 6 v m = 4.5 to 42 v 22 f g in g in g out ph lpf iv la ul ll (100 k ) ( 10 k ) 100 k 0.1 f 0.1 f v refout v refout predetermined number lock protection 31 ml ir 1 rs 36 15 11 hwm hwp hvm osc/c hup hum hvp 48 pin 9 29 28 v refout (note1 0.001 f tr s - gnd 180 pf 0.47 p f 150 pf 16 k v m (note 2
tb6585 fg/ftg 201 4 / 01/ 08 25 package dimensions tb6585fg weight: 0.79 g (typ.)
tb6585 fg/ftg 201 4 / 01/ 08 26 tb6585f t g weight: 0.137 g (typ.)
tb6585 fg/ftg 201 4 / 01/ 08 27 notes on contents 1. block diagrams some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes. 2. equivalent circuits the equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. 3. timing charts timing charts may be simplified for explanatory purpos es. 4. application circuits the application circuits shown in this document are provided for reference purposes only. thorough evaluation is required, especially at the mass production design stage. toshiba does not grant any license to any industrial prope rty rights by providing these examples of application circuits. 5. test circuits components in the test circuits are used only to obtain and confirm the device characteristics. these components and circuits are not guaranteed to prevent malfunction or failur e from occurring in the application equipment. ic usage considerations notes on handling of ics (1) the absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. do not exceed any of these ratings. e xceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. (2) use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or ic failure. the ic will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. to minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required. (3) if your design includes an i nductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power on or the negative current resulting from the back electromotiv e force at power off. ic breakdown may cause injury, smoke or ignition. use a stable power supply with ics with built - in protection functions. if the power supply is unstable, the protection function may not operate, causing ic breakdown. ic breakdown may cause injury, smoke or ignition. (4) do not insert devices in the wrong orientation or incorrectly. make sure that the positive and negative terminals of power supplies are connected properly. otherwise, the current or power consumption may exceed the absolut e maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. in addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
tb6585 fg/ftg 201 4 / 01/ 08 28 points to r emember on h andling of ics (1) over current p rotection c ircuit over current protection circuits (referred to as current limiter circuits) do not necessarily protect ics under all circumstances. if the over current protection circuits operate against the over current, clear the over current status immediately. depending on the method of use and usage conditions, such as exceeding absolute maximum ratings can cause the over current protection circuit to not operate p roperly or ic breakdown before operation. in addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the ic may generate heat resulting in breakdown. (2) thermal s hutdown c ircuit therma l shutdown circuits do not necessarily protect ics under all circumstances. if the thermal shutdown circuits operate against the over temperature, clear the heat generation status immediately. depending on the method of use and usage conditions, such as ex ceeding absolute maximum ratings can cause the thermal shutdown circuit to not operate properly or ic breakdown before operation. (3) heat r adiation d esign in using an ic with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (tj) at any time and condition. these ics generate heat even during normal use. an inadequate ic heat radiation design can lead to decrease in ic life, deterioration of ic characteristics or ic breakdown. in addition, please design the device taking into considerate the effect of ic heat radiation with peripheral components. (4) back - emf when a motor rotates in the reverse direction, stops or slows down abruptly, a curren t flow back to the motors power supply due to the effect of back - emf. if the current sink capability of the power supply is small, the devices motor power supply and output pins might be exposed to conditions beyond absolute maximum ratings. to avoid thi s problem, take the effect of back - emf into consideration in system design.
tb6585 fg/ftg 201 4 / 01/ 08 29 restrictions on product use ? toshiba corporation, and its subsidiaries and affiliates (collectively "toshiba"), reserve the right to make changes to the i nformation in this docum ent, and related hardware, software and systems (collectively "product") without notice. ? this document and any information herein may not be reproduced without prior written permission from toshiba. even with toshiba's written permission, reproduction is permissible only if reproduction is without alteration/omission. ? though toshiba works continually to improve product's quality and reliability, product can malfunction or fail. customers are responsible for complying with safety standards and for provid ing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of product could cause loss of human life, bodily injury or damage to property, including data loss or c orruption. before customers use the product, create designs including the product, or incorporate the product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant toshiba information, including w ithout limitation, this document, the specifications, the data sheets and application notes for product and the precautions and conditions set forth in the "toshiba semiconductor reliability handbook" and (b) the instruct ions for the application with which the product will be used with or for. customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this product in such d esign or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parame ters for s uch designs and applications. toshiba assumes no liability for customers' product design or applications. ? product is neither intended nor warranted for use in equipments or systems that require extraordinarily high levels of quality and/or reliability, a nd/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage and/or serious public impact ( " unintended use " ). except for specific applications as expressly stated in this document, unintended use includes, wi thout limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance - related fields. if you use product for unintended use, toshiba assumes no liability for product. for details, please contact your tosh iba sales representative. ? do not disassemble, analyze, reverse - engineer, alter, modify, translate or copy product, whether in whole or in part. ? product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale i s prohibited under any applicable laws or regulations. ? the information contained herein is presented only as guidance for product use. no responsibility is assumed by toshiba for a ny infringement of patents or any other intellectual property rights of th ird parties that may result from the use of product. no license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ? absent a written signed agreement, except as provided in the relevant te rms and conditions of sale for product, and to the maximum extent allowable by law, toshiba (1) assumes no liability whatsoever, including without limitation, indirect, consequential, special, or incidental damages or loss, including without limitation, lo ss of profits, loss of opportunities, business interruption and loss of data, and (2) disclaims any and all express or implied warranties and conditions related to sale, use of product, or information, including warranties or conditions of merchantability, fitness for a particular purpose, accuracy of information, or noninfringement. ? do not use or otherwise make available product or related software or technology for any military purposes, including without limitation, for the design, development, use, st ockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). product and related software and technology may be controlled under the applicable expor t laws and regulations including, with out limitation, the japanese foreign exchange and foreign trade law and the u.s. export administration regulations. export and re - export of product or related software or technology are strictly prohibited except in compliance with all applicable export la ws and regulations. ? please contact your toshiba sales representative for details as to environmental matters such as the rohs compatibility of pr oduct. please use product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the eu rohs directive. toshiba assumes no liability for damages or losse s occurring as a resul t of noncompliance w ith applicable laws and regulations.


▲Up To Search▲   

 
Price & Availability of TB6585FTG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X