Part Number Hot Search : 
C5390 CM1982 2J223J EER55 BC848B AP1701BW 8L05C ST3243EC
Product Description
Full Text Search
 

To Download HCPL-2533-500 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  features ? data rates to 250 kb/s nrz ? lsttl compatible ? high common mode transient immunity: > 1000 v/s ? high density packaging ? open collection outputs ? guaranteed performance from temperature: 0 c to 70 c ? safety approval - ul recognized - 3750v rms for 1min (5000v rms for 1 min option 020 devices) per ul1577. - iec/en/din en 60747-5-2 approved - v iorm = 630 v peak for option 060 applications ? high speed logic ground isolation C lsttl-to-lsttl and ttl-to-lsttl ? high voltage isolation ? analog signal ground isolation schematic hcpl-2533 dual channel, high speed logic interface optocoupler data sheet description the hcpl-2533 is a dual channel optocoupler which is specifed for use in lsttl-to-lsttl and ttl-to-lsttl logic interfaces. a nominal 8 ma lsttl sink current through the input led will provide enough output current for proper operation of 1 lsttl gate under worst-case conditions when used in the recommended circuits. the ctr of the hcpl-2533 is 15% minimum at i f = 8 ma. the hcpl-2533 contains a pair of light emitting diodes and integrated photon detectors with a 3000 vdc withstand test between input and output. separate connection for the photodiode bias and output tran - sistor collector reduce the base-collector capacitance, giving improved speed compared with conventional phototransistor couplers. caution: it is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by esd. i f1 shield 8 7 v cc + 2 v o1 i cc v f1 i o1 1 - i f2 6 5 gnd - 4 v o2 v f2 i o2 3 + use of a 0.1 f bypass capacitor connected between pins 5 and 8 is recommended. lead (pb) free rohs 6 fully compliant rohs 6 fully compliant options available; -xxxe denotes a lead-free product
2 absolute maximum ratings storage temperature ......................................................................................................................................................... C55 c to +125 c operating temperature ................................................................................................................................................... C55 c to +100 c lead solder temperature (1.6 mm below seating plane) .......................................................................................... 260 c for 10 s average input current C i f (each channel) .................................................................................................................................. 25 ma [1] peak input current C i f (each channel) (50% duty cycle, 1 ms pulse width) .................................................................. 50 ma [2] peak transient input current C i f (each channel) (1 s pulse width, 300 pps) ................................................................... 1.0 a reverse input voltage C v r (each channel) ............................................................................................................................................ 5 v input power dissipation (each channel) ..................................................................................................................................... 45 mw [3] average output current C i o (each channel) .................................................................................................................................... 8 ma peak output current C i o (each channel) ........................................................................................................................................ 16 ma supply and output voltage C v cc (pin 8-5), v o (pin 7, 6-5) ............................................................................................. C0.5 v to 7 v output power dissipation (each channel) ................................................................................................................................. 35 mw [4] notes: 1. derate linearly above +70fc free-air temperature at a rate of 0.8 ma/fc. 2. derate linearly above +70fc free-air temperature at a rate of 1.6 ma/fc. 3. derate linearly above +70fc free-air temperature at a rate of 0.9 mw/fc. 4. derate linearly above +70fc free-air temperature at a rate of 1.0 mw/fc. ordering information hcpl-2533 is ul recognized with 3750 vrms and 5000 vrms (option 020) for 1 minute per ul1577 and are approved under csa component acceptance notice #5, file ca 88324. part number option package surface mount gull wing tape & reel ul 5000 vrms/ 1 minute rating iec/en/din en 60747-5-2 quantity rohs compliant non rohs compliant hcpl-2533 -000e no option 300mil dip-8 50 per tube -300e -300 x x 50 per tube -500e -500 x x x 1000 per reel -020e -020 x 50 per tube -320e -320 x x x 50 per tube -520e -520 x x x x 1000 per reel -060e -060 x 50 per tube -360e -360 x x x 50 per tube -560e -560 x x x x 1000 per reel to order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. example 1: HCPL-2533-500e to order product of 300mil dip gull wing surface mount package in tape and reel packag - ing with rohs compliant. example 2: hcpl-2533 to order product of 300mil dip package in tube packaging and non rohs compliant. option datasheets are available. contact your avago sales representative or authorized distributor for information. remarks: the notation #xxx is used for existing products, while (new) products launched since 15th july 2001 and rohs compliant option will use -xxxe.
3 regulatory information the devices contained in this data sheet have been approved by the following organizations: solder refow thermal profle recommended pb-free ir profle iec/en/din en 60747-5-2 approved under: iec 60747-5-2:1997 + a1:2002 en 60747-5-2:2001 + a1:2002 din en 60747-5-2 (vde 0884 teil 2):2003-01. (option 060 only) ul recognized under ul 1577, component recognition program, file e55361. csa approved under csa component acceptance notice #5, file ca 88324. 217 c ramp-do wn 6 c/sec. max. ramp-up 3 c/sec. max. 150 - 200 c 260 +0/-5 c t 25 c to peak 60 to 150 sec. 20-40 sec. time w ithin 5 c of a ctu al peak tempera ture t p t s prehea t 60 to 180 sec . t l t l t smax t smin 25 t p tim e tempera ture no tes: the time fr om 25 c to peak tempera ture = 8 minutes max. t smax = 200 c, t smin = 150 c note: non-halide flux should be used. 0 time (seconds) temperature ( c) 200 100 50 150 100 200 250 300 0 30 sec. 50 sec. 30 sec . 160 c 140 c 150 c peak temp. 245 c pea k temp. 240 c pea k temp. 230 c solderin g tim e 200 c preheating tim e 150 c, 90 + 30 sec. 2.5 c 0.5 c/sec. 3 c + 1 c/- 0.5 c tight typical loos e room temperature preheating rate 3 c + 1 c/- 0.5 c/sec. reflow heating rate 2.5 c 0.5 c/sec. note: non-halide flux should be used.
4 insulation and safety related specifcations 8-pin dip (300 mil) so-8 parameter symbol value value units conditions minimum external l(101) 7.1 4.9 mm measured from input terminals to output to air gap (external to output terminals, shortest distance through clearance) air. minimum external l(102) 7.4 4.8 mm measured from input terminals to output tracking (external terminals, shortest distance path along body. creepage) minimum internal 0.08 0.08 mm through insulation distance, conductor to plastic gap conductor, usually the direct distance (internal clearance) between the photoemitter and photodetector inside the optocoupler cavity. minimum internal na na mm measured from input terminals to output tracking (internal terminals, along internal cavity. creepage) tracking resistance cti 200 200 volts din iec 112/vde 0303 part 1 (comparative tracking index) isolation group iiia iiia material group (din vde 0110, 1/89, table 1) option 300 - surface mount classifcation is class a in accordance with cecc 00802.
5 iec/en/din en 60747-5-2 insulation characteristics (option 060) characteristic description symbol hcpl-2533 unit installation classifcation per din vde 0110/1.89, table 1 for rated mains voltage 150 v rms for rated mains voltage 300 v rms i-iv for rated mains voltage 600 v rms i-iii climatic classifcation 55/100/21 pollution degree (din vde 0110/1.89) 2 maximum working insulation voltage v iorm 630 v peak input to output test voltage, method b* v iorm x 1.875 = v pr , 100% production test v pr 1181 v peak with t m = 1 sec, partial discharge < 5 pc input to output test voltage, method a* v iorm x 1.5 = v pr , type and sample test, v pr 945 v peak t m = 60 sec, partial discharge < 5 pc highest allowable overvoltage v iotm 6000 v peak (transient overvoltage, t ini = 10 sec) safety limiting values (maximum values allowed in the event of a failure.) case temperature t s 175 c input current** i s,input 230 ma output power** p s,output 600 mw insulation resistance at t s , v io = 500 v r s > 10 9 * refer to the optocoupler section of the isolation and control components designer's catalog, under product safety regulations section, iec/en/din en 60747-5-2, for a detailed description of method a and method b partial discharge test profles. ** refer to the following fgure for dependence of p s and i s on ambient temperature. note: isolation characteristics are guaranteed only within the safety maximum ratings, which must be ensured by protective circuits in application. output power ? p s , input current ? i s 0 0 t s ? case temperature ? c 200 700 400 25 800 50 75 100 200 150 175 p s (mw) i s (ma) 125 100 300 600 500
6 switching specifcations at t a = 25c v cc = 5 v, i f = 8 ma, r l = 7.5 k ? unless otherwise specifed. parameter symbol min. typ. max. units test conditions fig. note propagation delay t phl 0.8 1.5 s 4,6 10 time to logic low at output propagation delay t plh 1.0 2.5 s 4,6 10 time to logic high at output common mode cm h 1000 v/s i f = 0 ma, v cm = 10 v pCp 7 9,10 transient immunity at logic high level output common mode cm l C1000 v/s v cm = 10 v pCp 7 9,10 transient immunity at logic low level output *all typicals at 25c. electrical specifcations, lsttl-to-lsttl over recommended temperature (t a = 0fc to +70fc) unless otherwise specifed. parameter symbol min. typ.* max. units test conditions fig. note current transfer ratio ctr 15 22 % i f = 8 ma, v o = 0.5 v, 1 5,6 v cc = 4.5 v, t a = 25 11 15 % i f = 8 ma, v o = 0.5 v, v cc = 4.5 v logic low output v ol 0.2 0.5 v i f = 8 ma, i o = 0.7 ma, 5 voltage v cc = 4.5 v logic low supply i ccl 40 a i f1 = i f2 = 8 ma current v 01 = v 02 = open, v cc = 5.5 v input forward v f 1.5 1.7 v i f = 8 ma, t a = 25 c 2 5 voltage temperature ? v f C1.6 mv/fc i f = 8 ma 5 coefcient of forward ? t a voltage
7 switching specifcations at t a = 25c v cc = 5 v, i f = 16 ma, r l = 4.7 k ? unless otherwise specifed. parameter symbol min. typ. max. units test conditions fig. note propagation delay t phl 0.3 1.5 s 4,6 11 time to logic low at output propagation delay t plh 1.1 2.5 s 4,6 11 time to logic high at output common mode cm h 1000 v/s i f = 0 ma, v cm = 10 v pCp 7 9,11 transient immunity at logic high level output common mode cm l C1000 v/s v cm = 10 v pCp 7 9,11 transient immunity at logic low level output *all typicals at 25fc. electrical specifcations, ttl-to-lsttl over recommended temperature (t a = 0fc to +70fc) unless otherwise specifed. parameter symbol min. typ. max. units test conditions fig. note current transfer ratio ctr 12 18 % i f = 16 ma, v o = 0.5 v, 1 5,6 v cc = 4.5 v, t a = 25 c 9 13 % i f = 16 ma, v o = 0.5 v, v cc = 4.5 v logic low output v ol 0.2 0.5 v i f = 16 ma, i o = 1.1 ma, 5 voltage v cc = 4.5 v logic low supply i ccl 80 a i f1 = i f2 = 16 ma current v 01 = v 02 = open, v cc = 5.5 v input forward v f 1.5 1.7 v i f = 16 ma, t a = 25 c 2 5 voltage temperature ? v f C1.6 mv/fc i f = 16 ma 5 coefcient of forward ? t a voltage
8 electrical specifcations over recommended temperature (t a = 0c to +70c) unless otherwise specifed. parameter symbol min. typ.* max. units test conditions fig. note logic high i oh 0.5 na t a = 25 c, 5 5 output current i f1 = i f2 = 0 ma v o1 = v o2 = v cc = 5.5 v 50 a i f1 = i f2 = ma 5 v o1 = v o2 = v cc = 5.5 v logic high i cch 0.05 4 a i f1 = i f2 = 0 ma supply current v o1 = v o2 = open, v cc = 5.5 v input reverse v r 5 v i f = 10 a, t a = 25 c 5 breakdown voltage input capacitance c in 60 pf f = 1 mhz, v f = 0 v 5 input-output i iCo 1.0 a 45% relative humidity, 7 insulation leakage t = 5s current v iCo = 3000 vdc, t a = 25 c resistance r iCo 10 12 ? v iCo = 500 vdc 7 (inputCoutput) capacitance c iCo 0.6 pf f = 1 mhz 7 (inputCoutput) inputCinput i iCi 0.005 a 45% relative humidity, 8 insulation leakage t = 5s current v iCi = 500 vdc resistance r iCi 10 11 ? v iCi = 500 vdc 8 (inputCinput) capacitance c iCi 0.25 pf f = 1 mhz 8 (inputCinput) *all typicals at 25c. notes: 5. each channel. 6. current transfer ratio is defned as the ratio of output collector current, i o , to the forward led input current, i f , times 100%. 7. device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together. 8. measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. 9. common mode transient immunity in logic high level is the maximum tolerable (positive) dv cm /dt on the leading edge of the common mode pulse v cm , to assure that the output will remain in a logic high state (i.e., v o > 2.0 v). common mode transient immunity in logic low level is the maximum tolerable (negative) dv cm /dt on the trailing edge of the common mode pulse signal, v cm , to assure that the output will remain in a logic low state (i.e., v o < 0.8 v). 10. the 7.5 k load represents 1 lsttl unit load of 0.36 ma and a 20 k ? pull-up resistor. 11. the 4.7 k load represents 1 lsttl unit load of 0.36 ma and an 8.2 k ? pull-up resistor.
9 figure 2. input current vs. forward voltage figure 1. current transfer ratio vs. input current figure 3. current transfer ratio vs. temperature figure 5. logic high output current vs. temperature figure 4. propagation delay vs. temperature figure 6. switching test circuit hcpl-2533 fig 1 1.4 1.2 0.8 0.6 0.2 0 0 8 normalized current transfer ratio i f ? input current ? ma 4 1 2 1 6 2 0 2 4 v o = 0.5 v v cc = 5.0 v t a = 25c normalized to i f = 8 ma i f = 16 ma 1.0 0.4 hcpl-2533 fig 2 v f ? forward voltage ? volts 100 10 0.1 0.01 1.10 1.20 1.30 1.40 i f ? forward current ? ma 1.50 1.0 0.001 1000 i f v f + t a = 25c ? hcpl-2533 fig 3 1.2 0.8 0.6 0.2 0 -60 -20 normalized current transfer ratio t a ? temperature ? c -40 20 40 80 100 v o = 0.5 v v cc = 5.0 v 1.0 0.4 i f = 8 ma i f = 16 ma normalized to t a = 25c 0 6 0 hcpl-2533 fig 4 1.0 0 -60 -20 t p ? propagation delay ? s t a ? temperature ? c -40 20 40 80 100 i f = 8 ma r l = 7.5 k ? 1.5 0.5 0 6 0 i f = 16 ma r l = 4.7 k ? v cc = 5.0 v t phl t pl h hcpl-2533 fig 5 10 1 0 3 0 i oh ? output current ? na t a ? temperature ? c 10 50 70 100 110 100 40 80 20 60 90 hcpl-2533 fig 6 v o hp 8007 pulse gen. z o = 50 ? t r = 5 ns i f monitor i f r l c l = 15 pf 100 ? 0 t phl t pl h v o i f v ol 1.3 v 1.3 v 5 v +5 v 10% duty cycle 1/f 500 s 8 1 7 2 6 3 5 4
figure 7. test circuit for transient immunity and typical waveforms figure 8. recommended circuits recommended operation the hcpl-2533 optocoupler is specifed for use in lsttl- to-lsttl and ttl-to-lsttl interfaces. the recommended circuits show the interface design and give suggested component values. the input current i f is given as both a nominal value and a range. the range in i f results from the tolerances in v cc and the input resistor r in . the ctr of the optocoupler is given as the minimum hcpl-2533 fig 7 v o i f r l a hp 8007 pulse gen. v cm + v ff v o v ol v o 0 v 10% 90% 10% 90% switch at a: i = 0 ma f switch at b: i = 16 ma f v cm t r t f 5 v +5 v ? 10 v t r , t f = 8 ns b 8 1 7 2 6 3 5 4 hcpl-2533 fig 8 i o r in r l v cc2 v cc1 i f hcpl-2533 7404 74ls04 7405 74ls05 74ls04 74ls05 a a) typical non-inverting circuit r in v cc1 hcpl-2533 74ls04 74ls05 b) typical inverting circuit (see note 12) 8 1 7 2 6 3 5 4 r in b r l 8 1 7 2 6 3 5 4 i o r l v cc2 b r l a i f 7405 74ls05 r in initial value over temperature, taken directly from the electrical specifcations. the value given for i ol (min) is based on the minimum ctr and the minimum i f using worst case values for r l and v cc . the resulting i ol (min) has ample design margin, allowing more than 20% for ctr degradation even under these worst case condi - tions. for additional information on ctr degradation see application note 1002 .
recommended circuit design parameters lsttl-to- ttl-to- parameter symbol lsttl lsttl units comments fig. note input logic low output v ol (a) 0.5 0.4 v maximum voltage C input gate supply voltage C input v cc1 5.0 5.0 v 5% input resistor r in 360 180 ? 5% 8a 430 200 8b input current i f 8 16 ma nominal input current range i f 6.75C10 14.0C20 ma 8a 14.5C20 8b output logic low output v ol (b) 0.5 0.5 v maximum voltage C hcpl-2533 supply voltage C input v cc2 5.0 5.0 v 5% pull-up resistor r l 20 8.2 k ? 5% 13 required current sink i ol 0.61 1.0 ma worst case v cc , 14 for logic low (max) r l , i il (b) hcpl-2533 current ctr 11 9 % minimum t a = 0 c to transfer ratio +70 c logic low output i ol 0.74 1.26 ma worst case v cc , ctr, i f 8a 15 current C hcpl-2533 (min) 1.30 t a = 0 c to +70 c 8b data rate f d 250 250 kb/s nrz, t a = 25 c 16 notes: 12. the inverting circuit has higher power consumption and must use open collector gates on the input. 13. the load resistor r l must be large enough to guarantee logic low and small enough to guarantee logic high under worst case conditions: v cc (max) C v ol v cc (min) C v ih (b) i ol (2533) C i il (b) i oh (2533) C i ih (b) the selection of r l is the same for both inverting and non-inverting circuits. 14. the maximum current sink required for logic low is: i ol (max) = i il (b) (max) + i r (max) where i r is the current through r l . 15. the ratio of i ol (min) to i ol (max) gives the design margin for ctr degradation. see application note 1002. 16. the maximum data rate is defned as: 1 t phl + t plh f d = bits/second nrz r l for product information and a complete list of distributors, please go to our website: www.avagotech.com avago, avago technologies, and the a logo are trademarks of avago technologies limited in the united states and other countries. data subject to change. copyright ? 2007 avago technologies limited. all rights reserved. obsoletes 5953-0458 av02-0521en - june 19, 2007


▲Up To Search▲   

 
Price & Availability of HCPL-2533-500

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X