Part Number Hot Search : 
SEC1503C SE1031W 1N6153US C74VC F4031 GKR7108 HIT673 PST8414U
Product Description
Full Text Search
 

To Download FAIRCHILDSEMICONDUCTORCORP-CD4069UBCCW Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  october 1987 revised january 1999 cd4069ubc inverter circuits ? 1999 fairchild semiconductor corporation ds005975.prf www.fairchildsemi.com cd4069ubc inverter circuits general description the cd4069ub consists of six inverter circuits and is man- ufactured using complementary mos (cmos) to achieve wide power supply operating range, low power consump- tion, high noise immunity, and symmetric controlled rise and fall times. this device is intended for all general purpose inverter applications where the special characteristics of the mm74c901, mm74c907, and cd4049a hex inverter/buff- ers are not required. in those applications requiring larger noise immunity the mm74c14 or mm74c914 hex schmitt trigger is suggested. all inputs are protected from damage due to static dis- charge by diode clamps to v dd and v ss . features n wide supply voltage range: 3.0v to 15v n high noise immunity: 0.45 v dd typ. n low power ttl compatibility: fan out of 2 driving 74l or 1 driving 74ls n equivalent to mm74c04 ordering code: device also available in tape and reel. specify by appending suffix x to the ordering code. connection diagram pin assignments for soic and dip schematic diagram order number package number package description cd4069ubcm m14a 14-lead small outline integrated circuit (soic), jedec ms-120, 0.150 narrow body cd4069ubcsj m14d 14-lead small outline package (sop), eiaj type ii, 5.3mm wide cd4069ubcn n14a 14-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300 wide
www.fairchildsemi.com 2 cd4069ubc absolute maximum ratings (note 1) (note 2) recommended operating conditions (note 2) note 1: absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed. they are not meant to imply that the devices should be operated at these limits. the table of recom- mended operating conditions and electrical characteristics table provide conditions for actual device operation. note 2: v ss = 0v unless otherwise specified. dc electrical characteristics (note 3) note 3: v ss = 0v unless otherwise specified. note 4: i oh and i ol are tested one output at a time. dc supply voltage (v dd ) - 0.5v to + 18 v dc input voltage (v in ) - 0.5v to v dd + 0.5 v dc storage temperature range (t s ) - 65 c to + 150 c power dissipation (p d ) dual-in-line 700 mw small outline 500 mw lead temperature (t l ) (soldering, 10 seconds) 260 c dc supply voltage (v dd ) 3v to 15v dc input voltage (v in )0v to v dd v dc operating temperature range (t a ) - 40 c to + 85 c symbol parameter conditions - 40 c + 25 c + 85 c units min max min typ max min max i dd quiescent device current v dd = 5v, 1.0 1.0 7.5 m a v in = v dd or v ss v dd = 10v, 2.0 2.0 15 m a v in = v dd or v ss v dd = 15v, 4.0 4.0 30 m a v in = v dd or v ss v ol low level output voltage |i o | < 1 m a v dd = 5v 0.05 0 0.05 0.05 v v dd = 10v 0.05 0 0.05 0.05 v v dd = 15v 0.05 0 0.05 0.05 v v oh high level output voltage |i o | < 1 m a v dd = 5v 4.95 4.95 4.95 v v dd = 10v 9.95 9.95 9.95 v v dd = 15v 14.95 14.95 14.95 v v il low level input voltage |i o | < 1 m a v dd = 5v, v o = 4.5v 1.0 1.0 1.0 v v dd = 10v, v o = 9v 2.0 2.0 2.0 v v dd = 15v, v o = 13.5v 3.0 3.0 3.0 v v ih high level input voltage |i o | < 1 m a v dd = 5v, v o = 0.5v 4.0 4.0 4.0 v v dd = 10v, v o = 1v 8.0 8.0 8.0 v v dd = 15v, v o = 1.5v 12.0 12.0 12.0 v i ol low level output current v dd = 5v, v o = 0.4v 0.52 0.44 0.88 0.36 ma (note 4) v dd = 10v, v o = 0.5v 1.3 1.1 2.25 0.9 ma v dd = 15v, v o = 1.5v 3.6 3.0 8.8 2.4 ma i oh high level output current v dd = 5v, v o = 4.6v - 0.52 - 0.44 - 0.88 - 0.36 ma (note 4) v dd = 10v, v o = 9.5v - 1.3 - 1.1 - 2.25 - 0.9 ma v dd = 15v, v o = 13.5v - 3.6 - 3.0 - 8.8 - 2.4 ma i in input current v dd = 15v, v in = 0v - 0.30 - 10 - 5 - 0.30 - 1.0 m a v dd = 15v, v in = 15v 0.30 10 - 5 0.30 1.0 m a
3 www.fairchildsemi.com cd4069ubc ac electrical characteristics (note 5) t a = 25 c, c l = 50 pf, r l = 200 k w , t r and t f 20 ns, unless otherwise specified note 5: ac parameters are guaranteed by dc correlated testing. note 6: c pd determines the no load ac power consumption of any cmos device. for complete explanation, see family characteristics applicati o n note an-90. ac test circuits and switching time waveforms symbol parameter conditions min typ max units t phl or t plh propagation delay time from v dd = 5v 50 90 ns input to output v dd = 10v 30 60 ns v dd = 15v 25 50 ns t thl or t tlh transition time v dd = 5v 80 150 ns v dd = 10v 50 100 ns v dd = 15v 40 80 ns c in average input capacitance any gate 6 15 pf c pd power dissipation capacitance any gate (note 6) 12 pf
www.fairchildsemi.com 4 cd4069ubc typical performance characteristics gate transfer characteristics power dissipation vs frequency propagation delay vs ambient temperature propagation delay vs ambient temperature propagation delay time vs load capacitance
5 www.fairchildsemi.com cd4069ubc physical dimensions inches (millimeters) unless otherwise noted 14-lead small outline integrated circuit (soic), jedec ms-120, 0.150 narrow body package number m14a 14-lead small outline package (sop), eiaj type ii, 5.3mm wide package number m14d
fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and fai rchild reserves the right at any time without notice to change said circuitry and specifications. cd4069ubc inverter circuits life support policy fairchilds products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of fairchild semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea- sonably expected to result in a significant injury to the user. 2. a critical component in any component of a life support device or system whose failure to perform can be rea- sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com physical dimensions inches (millimeters) unless otherwise noted (continued) 14-lead plastic dual-in-line package (pdip), jedec ms-001, 0.300 wide package number n14a
home >>> products >>>cd4069ubc [information as of 1-aug-2000] cd4069ubc inverter circuits generic p/n 4069ubc contents general description features datasheet availability, models, samples & pricing general description the cd4069ub consists of six inverter circuits and is manufactured using complementary mos (cmos) to achieve wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times. this device is intended for all general purpose inverter applications where the special characteristics of the mm74c901, mm74c907, and cd4049a hex inverter/buffers are not required. in those applications requiring larger noise immunity the mm74c14 or mm74c914 hex schmitt trigger is suggested. all inputs are protected from damage due to static discharge by diode clamps to v dd and v ss . features wide supply voltage range: 3.0v to 15v high noise immunity: 0.45 v dd typ. low power ttl compatibility: fan out of 2 driving 74l or 1 driving 74ls equivalent to mm74c04 pdf contact fairchild search tools products what's new company product folder fairchild logo 1 of 2 8/4/00 1:41 pm fairchild p/n cd4069ubc - inverter circuits file:////roarer/root/data13/imaging/bit...4/08032000/fair/08022000/cd4069ubc.html
datasheet receive datasheet via e-mail or download now ; use adobe acrobat to view... cd4069ubc inverter circuits (78 kbytes; 29-jul-00) availability, models, samples & pricing part number grade package status models budgetary pricing std pack size package marking type # pins spice ibis quantity $us ea cd4069ubcmx comm soic 14 full production n/a n/a 1-24 25-99 100-1000 $0.3330 $0.25 $0.20 n/a $y&z&2&t cd4069ubc cd4069ubcm comm soic 14 full production n/a n/a 1-24 25-99 100-1000 $0.3330 $0.25 $0.20 n/a $y&z&2&t cd4069ubc cd4069ubsjx comm soic 14 advanced n/a n/a n/a n/a $y&z&2&t cd4069ub cd4069ubsj comm soic 14 advanced n/a n/a n/a n/a $y&z&2&t cd4069ub cd4069ubcsj comm soic 14 full production n/a n/a n/a n/a $y&z&2&t cd4069ubc cd4069ubcsjx comm soic 14 full production n/a n/a n/a n/a $y&z&2&t cd4069ubc cd4069ubcn comm mdip 14 full production n/a n/a 1-24 25-99 100-1000 $0.3330 $0.25 $0.20 n/a $y&z&4&t cd4069ubcn cd4069ubccw comm wafer preliminary n/a n/a n/a n/a cd4069ubcw comm wafer full production n/a n/a n/a n/a quick search company what's new products search tools contact fairchild home copyright 2 of 2 8/4/00 1:41 pm fairchild p/n cd4069ubc - inverter circuits file:////roarer/root/data13/imaging/bit...4/08032000/fair/08022000/cd4069ubc.html


▲Up To Search▲   

 
Price & Availability of FAIRCHILDSEMICONDUCTORCORP-CD4069UBCCW

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X