![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
communication ics data bulletin cmx619a delta modulation codec meets eurocom d1-ia8 ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. prelimnary information features applications ? meets eurocom d1-ia8 ? single chip full duplex cvsd codec ? on-chip input and output filters ? programmable sampling clocks ? 3- or 4-bit companding algorithm ? powersave capabilities ? low power, 3.0v - 5.0v operation ? military communications ? multiplexers, switches, & phones data enable xtal/clock encoder data clock decoder data clock xtal powersave v dd v ss v bias f 1 f 1 f 0 f 3 encoder output decoder output data enable mode 1 decoder input decoder force idle sampling rate control clock mode logic clock rate generators 3 or 4 bit demod mod mode 2 algorithm encoder force idle f 2 the cmx619a is a continuously variable slope delta modulation (cvsd) codec designed for use in military communications systems. this device is suitable for applications in military delta multiplexers, switches, and phones. the cmx619a is designed to meet eurocom d1-ia8 specifications. encoder input and decoder output filters are incorporated on-chip. sampling clock rates can be programmed to 16, 32, or 64kbps from an internal clock generator or externally injected in the 8 to 64kbps range. the sampling clock frequency is output for the synchronization of external circuits. the encoder has an enable function for use in multiplexer applications. encoder and decoder forced idle capabilities are provided forcing 10101010?pattern in encode and a v dd /2 bias in decode. the companding circuit may be operated with an externally selectable 3- or 4-bit algorithm. the device may be placed in standby mode by selecting powersave. a reference 1.024mhz oscillator uses an external clock or crystal. the cmx619a operates using a supply voltage from 3.0v to 5.0v and is available in the following packages: 24-pin tssop (CMX619AE2), 24-pin plcc (cmx619al2), 22-pin cerdip (cmx619aj3), and 22-pin pdip (cmx619ap6).
eurocom d1-ia8 delta modulation codec 2 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. contents section page 1 block diagram................................................................................................................ 3 2 signal list.................................................................................................................. ..... 4 3 external components.................................................................................................... 6 4 general description....................................................................................................... 6 5 application .................................................................................................................. ... 7 5.1 codec integration.......................................................................................................... .... 7 5.2 digital to analog performance............................................................................................. 7 6 performance specification.......................................................................................... 10 6.1 electrical performance ..................................................................................................... . 10 6.1.1 absolute maximum ratings................................................................................................. . 10 6.1.2 operating limits ......................................................................................................... .......... 10 6.1.3 operating characteristics................................................................................................ ..... 11 6.1.4 timing................................................................................................................... .............. 13 6.2 packaging.................................................................................................................. ........ 14 mx-com, inc. reserves the right to change specifications at any time and without notice. eurocom d1-ia8 delta modulation codec 3 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 1 block diagram data enable xtal/clock encoder data clock decoder data clock xtal powersave v dd v ss v bias f 1 f 1 f 0 f 3 encoder output decoder output data enable mode 1 decoder input decoder force idle sampling rate control clock mode logic clock rate generators 3 or 4 bit demod mod mode 2 algorithm encoder force idle f 2 figure 1: block diagram eurocom d1-ia8 delta modulation codec 4 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 2 signal list j3/p6 e2/l2 name signal description 1 1 xtal/clock input input to the clock oscillator inverter. a 1.024mhz xtal input or externally derived clock is injected here. see clock mode pins and figure 2. 2 n/c no connection 2 3 xtal output the 1.024 mhz output of the clock oscillator inverter. 3 4 n/c no connection 4 5 encoder data clock input/ output a logic i/o port. external encode clock input or internal data clock output. clock frequency is dependent upon clock mode 1, 2 inputs and xtal frequency (see clock mode pins). 5 6 encoder output output the encoder digital output. this is a three-state output whose condition is set by the data enable and powersave inputs. see table 2. 6 7 idle force encoder when this pin is at a logical ? 0 ? the encoder is forced to an idle state and the encoder digital output is 0101, a perfect idle pattern. when this pin is a logical ? 1 ? the encoder encodes as normal. internal 1m ? pull-up. 7 8 data enable input data is made available at the encoder output pin by control of this input. see encoder output pin. internal 1 m ? pull- up. 8 9 n/c no connection 9 10 v bias normally at v dd /2 bias, this pin should be externally decoupled by capacitor c4. internally pulled to v ss when ? powersave ? is a logical ? 0 ? . 10 11 encoder input input the analog signal input. internally biased at v dd /2, this input requires an external coupling capacitor. the source impedance should be less than 100 ? . output channel noise levels will improve with an even lower source impedance. see figure 2. 11 12 v ss power negative supply 12 13 n/c no connection 13 14 decoder output output the recovered analog signal is output at this pin. it is the buffered output of a lowpass filter and requires external components. during ? powersave ? this output is open circuit. 14 15 n/c no connection 15 16 powersave a logic ? 0 ? at this pin puts most parts of the codec into a quiescent non-operational state. when at a logical ? 1 ? , the codec operates normally. internal 1 m ? pull-up. 17 n/c no connection 16 18 idle force decoder a logic ? 0 ? at this pin gates a 0101... pattern internally to the decoder so that the decoder output goes to v dd /2. when this pin is a logical ? 1 ? the decoder operates as normal. internal 1m ? pull-up. 17 19 decoder input the received digital signal input. internal 1 m ? pull-up. 18 20 decoder data clock input/ output a logic i/o port. external decode clock input or internal data clock output, dependent upon clock mode 1,2 inputs. see clock mode pins. 19 21 algorithm a logic ? 1 ? at this pin sets this device for a 3-bit companding algorithm. a logical ? 0 ? sets a 4-bit companding algorithm. internal 1 m ? pull-up. eurocom d1-ia8 delta modulation codec 5 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. j3/p6 e2/l2 name signal description 20 22 clock mode 2 21 23 clock mode 1 clock rates refer to f = 1.024mhz xtal/clock input. during internal operation the data clock frequencies are available at the ports for external circuit synchronization. independent or common data rate inputs to encode and decode data clock ports may be employed in the external clocks mode. internal 1m ? pull-ups. see table 3. 22 24 v dd power positive supply. a single 3.0v - 5.0v supply is required. table 1: signal list data enable powersave encoder output 1 1 enable 0 1 high z (open circuit) 1 0 v ss table 2: encoder output clock mode 1 clock mode 2 facility 0 0 external clocks 0 1 internal, 64kbps = f/16 1 0 internal, 32kbps = f/32 1 1 internal, 16kbps = f/64 table 3: clock mode eurocom d1-ia8 delta modulation codec 6 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 3 external components 1 2 3 4 5 6 7 8 9 10 11 22 21 20 19 18 17 16 15 14 13 12 cmx619aj3 xtal n/c encoder data clock encoder output encoder force idle data enable n/c bias encoder input v ss xtal/clock r1 r2 x1 c2 c1 v dd v dd c3 c4 c5 clockmode1 clockmode2 algorithm decoder data clock decoder input decoder force idle powersave n/c decoder output n/c figure 2: recommended external components for typical application r1 note 1 1m ? 10% c3 note 4 1.0 f 20% r2 note 2 selectable c4 note 5 1.0 f 20% c1 note 3 33pf 20% c5 note 6 1.0 f 20% c2 note 3 68pf 20% x1 note 7, 8 1.024mhz table 4: recommended external components for typical application notes: 1. oscillator inverter bias resistor. 2. xtal drive limiting resistor. 3. xtal circuit load capacitor. 4. encoder input coupling capacitor. the drive source impedance to this input should be less than 100 ? . output idle channel noise levels will improve with even lower source impedance. 5. bias decoupling capacitor 6. v dd decoupling capacitor 7. a 1.024mhz xtal/clock input will yield exactly 16/32/64kbps data clock rates. xtal circuitry shown is in accordance with mx-com ? s xtal oscillator application note. 8. for best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of v dd , peak to peak. tuning fork crystals generally cannot meet this requirement. to obtain crystal oscillator design assistance, please consult you crystal manufacturer. 4 general description the cmx619a is a continuously variable slope delta modulation (cvsd) codec designed for use in military communications systems. this device is suitable for applications in military delta multiplexers, switches and phones. the cmx619a is designed to meet eurocom d1-ia8 specifications. encoder input and decoder output filters are incorporated on-chip. sampling clock rates can be programmed to 16, 32, or 64kbps from an internal clock generator or externally injected in the 8 to 64kbps range. the sampling clock frequency is output for the synchronization of external circuits. the encoder has an enable function for use in multiplexer applications. encoder and decoder forced idle capabilities are provided forcing 10101010 ? pattern in encode and a v dd /2 bias in decode. the companding circuit may be operated with an externally selectable 3- or 4-bit algorithm. the device may be placed in standby mode by selecting powersave. a reference 1.024mhz oscillator uses an external clock or crystal. eurocom d1-ia8 delta modulation codec 7 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 5 application due to the very low levels of signal specified for idle channel noise in military applications, a noisy or badly regulated power supply could cause instability, putting the overall system performance out of specification. adherence to the points listed below will assist in minimizing this problem. 1. care should be taken in the design and layout of the printed circuit board. 2. all external components (as recommended in figure 2) should be kept close to the package. 3. tracks should be kept short, particularly the encoder input capacitor and the v bias capacitor. 4. xtal/clock tracks should be kept well away from analog inputs and outputs. 5. inputs and outputs should be screened whenever possible. 6. a ? ground plane ? connected to v ss will assist in eliminating external pick-up on the input and output pins. 7. it is recommended that the power supply rails have less that 1mv rms of noise allowed. 8. the source impedance to the encoder input pin must be less that 100 ? ; output idle channel, noise levels will improve with even lower source impedance. 5.1 codec integration synchronous clock and data system analog input interface (balun & buffer) analog output interface (balun & buffer) system input system output cmx619a parameters measured here cmx619a parameters measured here regulated power supply cmx619a encoder cmx619a decoder clock mode 16/32/64kbps data data clocks clocks 1.024mhz 1.024mhz figure 3: system configuration using the cmx619a 5.2 digital to analog performance test sample rate bit sequence at decoder input mla duty cycle v dd = 5.0v output level (dbmo) v dd = 3.0v output level (dbmo) a 16kbps 32kbps 1011 0100 1001 0010 1101 ($b492d) 1011 0110 1010 1001 0010 0100 1001 0101 0110 1101 ($b6a924956d) 0 0 -41.5dbmo -42.0dbmo -46.0dbmo -46.5dbmo b 16kbps 32kbps 1101 1001 0010 0100 1101 ($d924d) 1011 0110 1010 1001 0010 0010 0100 1010 1101 1011 ($b6a9224adb) 0.05 0.05 -25.0dbmo -25.0dbmo -29.4dbmo -29.4dbmo c 16kbps 32kbps 1011 0101 0001 0010 1011 ($b512b) 1101 1011 0101 0010 0010 0010 0100 1010 1101 1101 ($db52224add) 0.1 0.1 -19.0dbmo -18.5dbmo -23.4dbmo -23.0dbmo d 16kbps 32kbps 1101 1001 0000 1001 1011 ($d909b) 1101 1101 1001 0100 0100 0010 0010 0110 1011 1011 ($dd944226bb) 0.2 0.2 -11.0dbmo -11.5dbmo -15.4dbmo -16.0dbmo e 16kbps 32kbps 1101 1010 0000 1001 0111 ($da097) 1110 1110 1100 1000 1000 0001 0001 0011 0111 0111 ($eec8811377) 0.3 0.3 -6.5dbmo -6.5dbmo -11.0dbmo -11.0dbmo f 16kbps 32kbps 1101 1010 0000 0100 1111 ($da04f) 1111 0111 0101 0001 0000 0000 1000 1010 1110 1111 ($f751008aef) 0.4 0.4 -3.0dbmo -3.0dbmo -7.5dbmo -7.5dbmo g 16kbps 32kbps 1110 1010 0000 0010 1111 ($ea02f) 1111 1011 1010 0010 0000 0000 0100 0101 1101 1111 ($fba20045df) 0.5 0.5 0dbmo 0dbmo -4.4dbmo -4.4dbmo table 5: bit sequence test eurocom d1-ia8 delta modulation codec 8 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 3 2 1 0 -1 -2 -3 ref. -50 -40 -30 -20 -10 0 10 input level (dbmo) attenuation (db) ref: 0dbmo input level = 489mv at v = 5.0v 291mv at v = 3.0v rms dd rms dd input frequency = 820hz figure 4: gain vs. input level (16kbps) 3 2 1 0 -1 -2 -3 -50 -40 -30 -20 -10 0 10 ref. input level (dbmo) attenuation (db) ref: 0dbmo input level = 489mv at v = 5.0v 291mv at v = 3.0v rms dd rms dd input frequency = 820hz figure 5: gain vs. input level (32kbps) 20 15 10 8 ref: 0dbmo input level = 489mv at v = 5.0v 291mv at v = 3.0v input frequency = 820hz rms dd rms dd -40 -30 -20 -10 0 input level (dbmo) s/n ratio (db) figure 6: s/n vs. input level (16kbps) -40 -30 -20 -10 0 input level (dbmo) s/n ratio (db) 25 20 15 ref: 0dbmo input level = 489mv at v = 5.0v 291mv at v = 3.0v input frequency = 820hz rms dd rms dd figure 7: s/n vs. input level (32kbps) input level = -20dbmo +10 0 -10 -20 -30 -40 -50 -60 0 0.3 2 2.6 34 5 6 gain (db) -1.5 1.5 1 frequency (khz) figure 8: attenuation distortion vs. frequency (16kbps) eurocom d1-ia8 delta modulation codec 9 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. input level = -20dbmo +10 0 -10 -20 -30 -40 -50 -60 0 0.3 2 3.4 34 5 6 gain (db) -3 2 1 frequency (khz) 1.4 2.6 figure 9: attenuation distortion vs. frequency (32kbps) input level = -15dbmo s/n ratio (db) 20 15 10 5 0 12 3 input frequency (khz) figure 10: s/n vs. input frequency (16kbps) input level = -20dbmo 30 25 20 15 10 5 0123 input frequency (khz) s/n ratio (db) figure 11: s/n vs. input frequency (32kbps) -6db/octave 0 -6 -12 -18 -24 -30 10 100 1k 10k frequency (hz) amplitude (db) figure 12: principal integrator response amplitude 1.0 0.9 0.397 0.1 0.00794 8.76 5.76 time (ms) amplitude of test signal a (table 5) beginning of discharge amplitude of test signal g (table 5) figure 13: compand envelope eurocom d1-ia8 delta modulation codec 10 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 6 performance specification 6.1 electrical performance 6.1.1 absolute maximum ratings exceeding these maximum ratings can result in damage to the device. min. max. units supply (v dd - v ss ) -0.3 7.0 v voltage on any pin to v ss -0.3 v dd + 0.3 v current v dd -30 30 ma v ss -30 30 ma any other pin -20 20 ma e2 package total allowable power dissipation at t amb = 25 c 550 mw derating above 25 c 9 mw/ c above 25 c storage temperature -55 125 c operating temperature -40 85 c j3 / p6 / l2 packages total allowable power dissipation at t amb = 25 c 800 mw derating above 25 c 10 mw/ c above 25 c storage temperature -55 125 c operating temperature -40 85 c 6.1.2 operating limits correct operation of the device outside these limits is not implied. min typ. max. units supply (v dd - v ss ) 2.7 3.0 / 5.0 5.5 v operating temperature -40 85 c xtal frequency 0.5 1.024 1.500 mhz eurocom d1-ia8 delta modulation codec 11 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 6.1.3 operating characteristics details in this section represent target values and are not currently guaranteed. for the following conditions unless otherwise specified: v dd = 5.0v at t amb = 25 c, audio test frequency = 820hz xtal/clock f 0 = 1.024mhz 3-bit compand algorithm, sample clock rate = 32kbps, audio level 0db ref (0 dbm0) = 489mv rms measured over a 0-10khz bandwidth. notes min. typ. max. units static values supply voltage 1 2.7 3.0v / 5.0v 5.5 v supply current enabled at 3.0v tbd ma enabled at 5.0v 2.75 ma powersave at 3.0v tbd a powersave at 5.0v 600 a input logic ? 1 ? 70%v dd v input logic ? 0 ? 30%v dd v output logic ? 1 ? 80%v dd v output logic ? 0 ? 20%v dd v digital input impedance logic i/o pins 1.0 10 m ? logic input pins, pull-up resistor 2 300 k ? digital output impedance 4 k ? analog input impedance 4 1 k ? analog output impedance 800 ? three state output leakage -4 4 a insertion loss 3 -2 2 db dynamic values 1,8 encoder analog signal input levels v dd = 5.0v 5, 7 -35 6 dbmo v dd = 3.0v 5, 7 -39 2 dbmo principal integrator frequency 275 hz encoder passband 3400 hz compand time constant 4.0 ms decoder analog signal output levels v dd = 5.0v 5, 7 -35 -14.5 6 dbmo v dd = 3.0v 5, 7 -39 2 dbmo decoder passband 300 3400 hz eurocom d1-ia8 delta modulation codec 12 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. notes min. typ. max. units encoder decoder (full codec) compression ratio (cd = 0.5 to cd = 0.0) 50 passband 300 3400 hz stopband 6 10 khz stopband attenuation 60 db passband gain 0 db passband ripple -3 3 db 300hz ? 1400hz -1 1 db 1400hz ? 2600hz -1 1 db 2600hz ? 3400hz -2 3 db output noise (input short circuit) 7 -60 dbmo perfect idle channel noise (encode forced) 7 -63 dbmo group delay distortion 4 (1000hz-2600hz) 6 450 s (600hz-2800hz) 6 750 s (500hz-3000hz) 6 1.5 ms xtal/clock frequency 1.024 mhz notes: 1. dynamic characteristics are specified at 5.0v unless otherwise specified. 2. all logic inputs except encoder and decoder data clocks 3. for an encoder/decoder combination, insertion loss contributed by a single component is half this figure. 4. driven with a source impedance of <100 ? . 5. recommended values ? see figures 4, 5, 6, and 7. 6. group delay distortion for the full codec is relative to the delay with an 820hz, -20db signal at the encoder input. 7. analog voltage levels used: 0dbmo = 489mv rms = -4dbm = 0db ? 15dbmo = 87mv rms ? 20dbmo = 49mv rms = -24dbm. eurocom d1-ia8 delta modulation codec 13 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 6.1.4 timing serial bus timings (see figure 14) min. typ. max. units t ch clock 1 pulse width 1.0 s t cl clock 0 pulse width 1.0 s t ir clock rise time 0 100 ns t if clock fall time 100 ns t su data set-up time 450 ns t h data hold time 600 ns t su +t h data true time 1.5 s t pco clock to output delay time 750 ns t dr data rise time 100 ns t df data fall time 100 ns xtal input frequency = 1.024mhz encoder timing decoder timing multiplexing function encoder clock encoder data output decoder clock decoder data input encoder output data enable high z high z data true time data clocked data clocked t ch t h t su t dr t df t pco t ch t cl t if t ir figure 14: codec timing eurocom d1-ia8 delta modulation codec 14 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. 6.2 packaging for additional packaging options and availability, please contact mx-com, inc. pin 1 a b alternative pin location marking e l t p j y c h 0.303 (7.70) package tolerances typ. max. min. a b c e h dim. j p y t l 0.047 (1.20) ---------- 0.256 (6.50) 0 8 0.030 (0.75) 0.311 (7.90) 0.177 (4.50) 0.0256 (0.65) 0.020 (0.50) 0.248 (6.30) 0.006 (0.15) 0.002 (0.05) 0.003 (0.08) 0.008 (0.20) 0.007 (0.17) 0.012 (0.30) 0.169 (4.30) note : all dimensions in inches (mm.) angles are in degrees figure 15: 24-pin tssop (e2) mechanical outline: order as part no. CMX619AE2 package tolerances note : all dimensions in inches (mm.) angles are in degrees a b c d e h p f g typ. max. min. dim. k j w t y 0.435 (11.05) 0.435 (11.05) 0.051 (1.30) 0.009 (0.22) 6 30 0.409 (10.40) 0.409 (10.40) 0.146 (3.70) 0.417 (10.60) 0.417 (10.60) 0.049 (1.24) 0.006 (0.152) 0.250 (6.35) 0.250 (6.35) 0.023 (0.58) 0.047 (1.19) 0.022 (0.55) 0.018 (0.45) 0.380 (9.61) 0.380 (9.61) 0.128 (3.25) 0.048 (1.22) 45 f g p a d b e pin 1 w c j k y w h t figure 16: 24-pin plcc (l2) mechanical outline: order as part no. cmx619al2 eurocom d1-ia8 delta modulation codec 15 cmx619a preliminary information ? 2000 mx-com, inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 doc. # 20480207.001 4800 bethania station road, winston-salem, nc 27105-1201 usa all trademarks and service marks are held by their respective comp anies. note : all dimensions in inches (mm.) angles are in degrees package tolerances a b c e e1 h typ. max. min. dim. j j1 k l 0.360 (9.14) 0.480 (12.19) 0.128 (3.25) 1.100 (27.94) 0.185 (4.70) 0.420 (10.67) 0.390 (9.91) 0.420 (10.67) 0.020 (0.51) 0.020 (0.51) 0.040 (1.02) 0.066 (1.68) 1.080 (27.43) 0.330 (8.38) 0.100 (2.54) 0.045 (1.14) 0.065 (1.65) 0.015 (0.38) p 0.010 (0.25) t y 7 e y e1 t c p j1 k h j l b a pin 1 figure 17: 22-pin pdip (p6) mechanical outline: order as part no. cmx619ap6 note : all dimensions in inches (mm.) angles are in degrees package tolerances b a h k l e f j1 j p c k1 e1 t pin1 a b c e e1 f h typ. max. min. dim. j j1 p t k1 k l 0.230 (5.84) 0.384 (9.75) 0.515 (13.08) 0.171 (4.34) 1.080 (27.43) 0.165 (4.19) 0.100 (2.54) 0.115 (2.92) 0.466 (11.84) 0.408 (10.36) 0.418 (10.62) 1.000 (25.40) 0.020 (0.51) 0.018 (0.46) 0.058 (1.47) 0.075 (1.91) 0.080 (2.03) 0.080 (2.03) 1.060 (26.92) 0.376 (9.55) 0.0102 (0.259) 0.055 (1.40) 0.0098 (0.249) figure 18: 22-pin cerdip (j3) mechanical outline: order as part no. cmx619aj3 |
Price & Availability of CMX619AE2
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |