Part Number Hot Search : 
HEM102 0ETTTS SK971 DW75R KMZ10 1N2244 003930 RLC9XX
Product Description
Full Text Search
 

To Download NC7WZ132L8X08 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  nc7wz132 ?tin ylogic uhs dual 2-input nand gate with sc hmitt t rig g er inputs ?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 march 2008 nc7wz132 tinylogic uhs dual 2-input nand gate with schmitt trigger inputs features space saving us8 surface mount package micropak leadless package ultra high speed; t pd 3.1ns typ. into 50pf at 5v v cc high output drive; ?4ma at 3v v cc broad v cc operating range; 1.65v to 5.5v matches the performance of lcx when operated at 3.3v v cc power down high impedance inputs/output overvoltage tolerant inputs facilitate 5v to 3v translation schmitt trigger inputs are tolerant of slow changing input signals general description the nc7wz132 is a dual 2-input nand gate from fairchild's ultra high speed series of tinylogic . the device is fabricated with advanced cmos technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad v cc operating range. the device is specified to operate over the 1.65v to 5.5v v cc operating range. the inputs and output are high impedance when v cc is 0v. inputs tolerate voltages up to 7v independent of v cc operating voltage. schmitt trigger inputs achieve typically 1v hys- teresis between the positive-going and negative-going input threshold voltage at 5v v cc . or dering inf ormation device also available in tape and reel. specify by appending suffix letter ??to the ordering number. all pac kages are lead free per jedec: j-std-020b standard. or der number pa c k a g e number pr oduct code t op mark p a c k a g e description supplied as nc7wz132k8x mab08a wzd2 8-lead us8, jedec mo-187, va r iation ca 3.1mm wide 3k units on t ape and reel nc7wz132l8x ma c08a t5 8-lead microp ak, 1.6 mm wide 5k units on t ape and reel p roprietary noise/emi reduction circuitry implemented
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 2 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs connection diagram ( top view) pin one orientation diagram aaa represents product code top mark ?see ordering code note: orientation of top mark determines pin one location. read the top product code mark left to right, pin one is the lower left pin (see diagram). pad assignments for micropak (top thru view) pin description logic symbol ieee/iec function table y = ab h = high logic level l = low logic level pin names description a n , b n inputs y n output aaa pin one (top view) inputs output ab y ll h lh h hl h hh l
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 3 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs absolute maximum ratings stresses exceeding the absolute maximum ratings may damage the device. the device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. in addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. the absolute maximum ratings are stress ratings only. recommended operating conditions (1) the recommended operating conditions table defines the conditions for actual device operation. recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. fairchild does not recommend exceeding them or designing to absolute maximum ratings. note: 1. unused inputs must be held high or low. they may not float. symbol parameter rating v cc supply voltage ?.5v to +7v v in dc input voltage ?.5v to +7v v out dc output voltage ?.5v to +7v i ik dc input diode current @ v in < ?.5v ?0ma i ok dc output diode current @ v out < ?.5v ?0ma i out dc output current ?0ma i cc /i gnd dc v cc / gnd current ?00ma t stg storage temperature ?5? to +150? t j j unction temperature under bias 150? t l j unction lead temperature (soldering, 10 seconds) 260? p d po w er dissipation @ +85? 250mw symbol parameter rating v cc supply voltage operating 1.65v to 5.5v supply voltage data retention 1.5v to 5.5v v in input voltage 0v to 5.5v v out output voltage 0v to v cc t a operating temperature ?0? to +85? ja thermal resistance 250?/w
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 4 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs dc electrical characteristics symbol parameter v cc (v) conditions t a = +25? t a = ?0? to +85? units min. typ. max. min. max. v p p ositive threshold v oltage 1.65 0.6 0.99 1.4 0.6 1.4 v 2.3 1.0 1.39 1.8 1.0 1.8 3.0 1.3 1.77 2.2 1.3 2.2 4.5 1.9 2.49 3.1 1.9 3.1 5.5 2.2 2.96 3.6 2.2 3.6 v n negative threshold v oltage 1.65 0.2 0.53 0.9 0.2 0.9 v 2.3 0.4 0.78 1.15 0.4 1.15 3.0 0.6 1.02 1.5 0.6 1.5 4.5 1.0 1.48 2.0 1.0 2.0 5.5 1.2 1.76 2.3 1.2 2.3 v h hysteresis voltage 1.65 0.15 0.46 0.9 0.15 0.9 v 2.3 0.25 0.61 1.1 0.25 1.1 3.0 0.4 0.75 1.2 0.4 1.2 4.5 0.6 1.01 1.5 0.6 1.5 5.5 0.7 1.20 1.7 0.7 1.7 v oh high level output v oltage 1.65 v in = v il i oh = ?00? 1.55 1.65 1.55 v 2.3 2.2 2.3 2.2 3.0 2.9 3.0 2.9 4.5 4.4 4.5 4.4 1.65 i oh = ?ma 1.29 1.52 1.29 2.3 i oh = ?ma 1.9 2.15 1.9 3.0 i oh = ?6ma 2.4 2.80 2.4 3.0 i oh = ?4ma 2.3 2.68 2.3 4.5 i oh = ?2ma 3.8 4.20 3.8 v ol low level output v oltage 1.65 v in = v ih i ol = 100? 0.0 0.10 0.10 v 2.3 0.0 0.10 0.10 3.0 0.0 0.10 0.10 4.5 0.0 0.10 0.10 1.65 i ol = 4ma 0.08 0.24 0.24 2.3 i ol = 8ma 0.10 0.3 0.3 3.0 i ol = 16ma 0.15 0.4 0.4 3.0 i ol = 24ma 0.22 0.55 0.55 4.5 i ol = 32ma 0.22 0.55 0.55 i in input leakage current 0 to 5.5 v in = 5.5v, gnd ?.1 ? ? i off po w er off leakage current 0.0 v in or v out = 5.5v 1 10 a i cc quiescent supply current 1.65 to 5.5 v in = 5.5v, gnd 1 10 a
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 5 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs ac electrical characteristics note: 2. c pd is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (i ccd ) at no output loading and operating at 50% duty cycle. (see figure 2.) c pd is related to i ccd dynamic operating current by the expression: i ccd = (c pd )(v cc )(f in ) +(i cc static). ac loading and waveforms c l includes load and stray capacitance input prr = 1.0 mhz; t w = 500ns figure 1. ac test circuit input = ac waveform; t r = t f = 1.8ns; prr = 10 mhz;duty cycle = 50% figure 2. i ccd t est circuit figure 3. ac waveforms symbol parameter v cc (v) conditions t a = +25? t a = ?0? to +85? units figure number min. typ. max. min. max. t plh , t phl propagation delay 1.8 ?0.15 c l = 15 pf, r l = 1m ? 3.0 7.1 13.0 3.0 13.5 ns figure 1 figure 3 2.5 ?0.2 2.0 4.5 7.5 2.0 8.0 3.3 ?0.3 1.2 3.4 5.0 1.2 5.5 5.0 ?0.5 0.8 2.6 3.8 0.8 4.2 t plh, t phl propagation delay 3.3 ?0.3 c l = 50pf, r l = 500 ? 1.8 4.0 5.8 1.8 6.3 ns figure 1 figure 3 5.0 ?0.5 1.2 3.1 4.5 1.2 4.9 c in input capacitance 0 2.5 pf c pd po w er dissipation capacitance 3.3 (2) 15 pf figure 2 5.0 18
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 6 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs tape and reel specifications t ape format for us8 t ape dimensions inches (millimeters) t ape format for micropak t ape dimensions inches (millimeters) pa ck ag e designator tape section number of cavities cavity status cover tape status k8x leader (start end) 125 (typ.) empty sealed carrier 3000 filled sealed tr ailer (hub end) 75 (typ.) empty sealed pa ck ag e designator tape section number of cavities cavity status cover tape status l8x leader (start end) 125 (typ.) empty sealed carrier 3000 filled sealed tr ailer (hub end) 75 (typ.) empty sealed
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 7 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs tape and reel specifications (continued) reel dimensions inches (millimeters) t ape siz e abcdn w1 w2 w3 8mm 7.0 (177.8) 0.059 (1.50) 0.512 (13.00) 0.795 (20.20) 2.165 (55.00) 0.331 +0.059/?.000 (8.40 +1.50/?.00) 0.567 (14.40) w1 +0.078/?.039 (w1 +2.00/?.00)
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 8 physical dimensions figure 4. 8-lead us8, jedec mo-187, v ariation ca 3.1mm wide pa c kage dr a wings are pro vided as a ser vice to customers consider ing f airchild components . dr a wings ma y change in an y manner without notice . please note the re vision and/or date on the dr a wing and contact a f airchild semiconductor representativ e to v e r ify or obtain the most recent re vision. p a c kage speci?ations do not e xpand the ter ms of f airchild s w o r ldwide ter ms and conditions , speci?ally the w arr anty therein, which co v ers f airchild products . alw a ys visit f airchild semiconductor s online pac kaging area f or the most recent pac kage dr a wings: http://www .f airchildsemi.com/pac kaging/ 0.30 typ seating p lane 0.10-0.18 0.13 a b c c. dimensions are e xclusive o f b urrs, m old f lash, d. dimensions and t olerances per ansi y14.5m, 1982. and tie bar extrusions. mab08arevc 0.50typ b. dimensions are in millimeters. a. conforms to jedec r egistration mo-187 -c- 0.17-0.27 0.10 0.00 detail a 0 -8 0.4 typ -b- 0.70 0.10 all l ead tips 0.2 c b a 3.1 .1 0.15 pin #1 ident. 0.90 max all lead tips 0.1 c 1.55 8 1 4 2.3 0.1 5 -a- 0.70 2.70 3.40 1.00 0.5 typ detail a 1.80 gage plane 0.12 nc7wz132 ?tin ylogic uhs dual 2-input nand gate with sc hmitt t rig g er inputs
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 9 nc7wz132 ?tinylogic uhs dual 2-input nand gate with schmitt trigger inputs physical dimensions (continued) figure 5. 8-lead micropak, 1.6 mm wide pa c kage drawings are provided as a service to customers considering fairchild components. drawings may change in any manner without notice. please note the revision and/or date on the drawing and contact a fairchild semiconductor representative to ver ify or obtain the most recent revision. package speci?ations do not expand the terms of fairchilds worldwide terms and conditions, speci?ally the warranty therein, which covers fairchild products. always visit fairchild semiconductors online packaging area for the most recent package drawings: http://www .f airchildsemi.com/pac kaging/
?000 fairchild semiconductor corporation www.fairchildsemi.com nc7wz132 rev. 1.11.0 10 tr a d e m a r k s th ef ol l o w i ng inc l udes regis t ered and unregis t ered t r adem ark s and s e rvi c e m a rk s , ow ned b y fairc hi l d s e m i c onduc t o r a nd/ o r i t s gl obal s ubs i d i a ri es , and is not i nt ended t o be an ex haus t i ve li s t of all s uc h t radem ark s . ac ex bu ild it n o w corep lus cros s v olt ct l current trans f e r logi c eco spar k ezsw it ch * fair c h ild fairc hild s e m i c onduc t o r fac t quiet ser ies fac t fast fas t v core flas hw rit e r ? fps fr fet gl obal p o w e r res ourc e sm green fp s green fp s e-s eries gto i- l o in te llim ax iso p l a na r m egab uc k mi crocoup le r mi c r o f e t mi c r o p a k mi ller d r i v e mo ti on-s p m op tologi c op t o p l an ar pd p- spm po w er220 po w e r e d g e po w e r - spm po we rtrenc h pr ogram m a ble a c t i v e droop qfet qs qt opt oelec t r onic s quiet s eries rapidconf i gure sm ar t s tar t spm steal th s uperfet su pers ot -3 s upers ot - 6 s upers ot - 8 s uprem o s sy nc fet the p ow er franc his e tinyb oos t tiny buc k tinylogic tin y opto tiny pow e r tiny pw m tiny w i re se r d e s uhc ul t r a f rf e t uni f e t vc x *e z s w i tch and fl as hw rit e r are t r adem ark s of s y s t em general corporat i on, us ed under l i c e ns e b y f ai rc hi l d s e m i c onduc t or. di s c la im er fa i rchi ld s e m i conduct or re s e r v e s t he ri ght t o m a k e c ha nge s w i t h out f urt h e r not i ce t o a n y p roduct s he re i n t o i m p r ov e r e l i a b i li t y , f unct i o n, or de s i gn. f a i rchi ld doe s not a s s um e a ny li a b i l i t y a ri s i ng out o f t he applic ation or use o f a ny pro duct or ci rcui t d escri bed herei n ; n ei ther does i t conv e y a ny li c e n s e u n d e r i t s patent r i g h t s, n o r t h e r i ghts of othe r s . t h ese spec i fications d o n ot ex pand t he ter m s o f f ai rchi ld? wo rl dw id e t er m s an d c o n d i tio n s, spec ific al l y th e w ar r a n t y t h e r e in , w h i c h c o ver s th ese p r o d u c t s. life su ppor t polic y fa i rchi ld s p r oduct s a r e n ot a u t h ori z e d f o r u s e a s cri t i c a l com p one n t s i n li f e s u p p ort d e v i c e s or system s w ith o u t th e e x p r e ss w r itten appr o v al o f fair c h il d sem ic o n d u c t o r c o r p o r atio n . as us ed herei n: 1. li f e s upport devi c e s o r s ys t e m s are devi c e s o r s ys t e m s wh ic h, (a) a re i n t ended f o r s urgi c a l i m p l ant i n t o t h e body or (b) s upport or s u s t ai n l i f e, and (c ) w hos e f ai l u re t o perf orm wh en properl y u s e d i n a c c ordanc e w i t h i ns t ruc t i ons f o r u s e provided i n t he label i n g, c a n b e reas onably e x p ec t e d t o res ul t i n a s i g ni f i c ant inj u ry of t h e u s er. 2. a c ri t i c a l c om ponent i n any c o m p onent of a l i f e s upport , devi c e , o r s ys t e m w hos e f ai l ure t o perf orm c an be reas onably e x pec t e d t o c aus e t he f a i l ure of t h e l i f e s upport devi c e or s y s t em , o r t o a f f ec t i t s s a f e t y or ef f e c t i v enes s . pr oduct s t a t us de f i ni t i ons defi nit ion o f t erms da tasheet i denti f i c ation p roduct status d e fi niti on ad vanc e i nf orm a t i on form a t i ve or i n des i g n thi s dat as heet c ont ai ns t h e des i g n s pec i f i c at i ons f o r produc t developm ent . s pec i f i c at i o ns m a y c hange in any m anner w i t h out not i c e. pr el i m inary f irst production this dat a s heet c o nt ains prelim inary dat a; s upplem ent ary dat a w ill be publ i s hed at a l at er dat e. fai r c h i l d s em i c onduc t o r res erves t h e r i g ht t o ma ke c hanges at any t i m e w i t hout not i c e t o i m prove des i gn. no i dent i f i c at i o n needed ful l p roduc t i on thi s dat as heet c ont ai ns f i nal s pec i f i c at i o ns . fai rc hi l d s e m i c onduc t o r res e rves t h e r ight t o m a k e c hanges at any t i m e w i t hout not i c e t o i m p rove th e d e s i gn. obs ol et e not i n p r oduc t i on thi s dat as heet c ont ai ns s pec i f i c at i ons on a produc t t hat has been di s c ont i nued by fai rc hi l d s e m i c onduc t or. the dat as heet i s pri nt ed f o r ref e renc e i nf orm a t i on only. re v . i33 nc7wz132 ?tin ylogic uhs dual 2-input nand gate with sc hmitt t rig g er inputs


▲Up To Search▲   

 
Price & Availability of NC7WZ132L8X08

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X