View 75323G-D20-T_5406095.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

unisonic technologies co., ltd 75323 linear integrated circuit www.unisonic.com.tw 1 of 12 copyright ? 2012 unisonic technologies co., ltd qw-r113-007,b multiple rs-232 drivers and receivers ? description the utc 75323 provides a rugged, low-cost effectiveness performance due to the circuits consisting of bipolar ones, incorporating five drivers and thr ee receivers. it is characterized with less required external components, board spaces and an easy interface between uart and serial-port connector for a single chip. working at temperatures from 0 to 70 is one of its features. ? features * single chip with easy interface between uart and serial-port connector * data rates : 20 kb/s. * complement to the utc 75232 . ? ordering information ordering number package packing lead free halogen free 75323l-s20-r 75323g-s20-r sop-20 tape reel 75323l-s20-t 75323g-s20-t sop-20 tube 75323l-d20-t 75323G-D20-T dip-20 tube
75323 linear integrated circuit unisonic technologies co., ltd 2 of 12 www.unisonic.com.tw qw-r113-007,b ? pin configuration 9 8 7 6 5 4 3 2 1 18 17 16 14 15 13 12 11 10 19 20 v cc 1da 2da 2da 1ry 2ry 4da 3ry 5da gnd v ss v dd 1dy 3dy 2ra 4dy 3ra 5dy 1ra 2dy ? pin description pin no. pin name description 1 v cc supply voltage of receiver 2 1da input of driver 1 3 2da input of driver 2 4 3da input of driver 3 5 1ry output of receiver 1 6 2ry output of receiver 2 7 4da input of driver 4 8 3ry output of receiver 3 9 5da input of driver 5 10 gnd ground 11 v ss negative supply voltage of driver 12 5dy output of driver 5 13 3ra input of receiver 3 14 4dy output of driver 4 15 2ra input of receiver 2 16 1ra input of receiver 1 17 3dy output of driver 3 18 2dy output of driver 2 19 1dy output of driver 1 20 v dd positive supply voltage of driver
75323 linear integrated circuit unisonic technologies co., ltd 3 of 12 www.unisonic.com.tw qw-r113-007,b ? logic symbol note: this symbol is in accordance with ansi/ieee std 91-1984 and iec publication 617-12. ? logic diagram ( positive logic ) ? block diagram the circuit for each driver 320 output dy v dd input da 11.6k 9.4k gnd 4.2k 3.3k 68.5 75.8 254.5 v ss 0 10.4k resistor values shown are nominal.
75323 linear integrated circuit unisonic technologies co., ltd 4 of 12 www.unisonic.com.tw qw-r113-007,b ? block diagram(cont.) the circuit for each receiver 1.66k 5k 9k 2k 3.8k 10k output ry gnd 0 v cc input ra resistor values shown are nominal
75323 linear integrated circuit unisonic technologies co., ltd 5 of 12 www.unisonic.com.tw qw-r113-007,b ? absolute maximum rating (t a =25 , unless otherwise specified) parameter symbol ratings unit supply voltage (note 2) v cc 10 v supply voltage (note 2) v dd 15 v supply voltage (note 2) v ss -15 v input voltage driver v i -15 ~ 7 v receiver -30 ~ 30 output voltage (driver) vo -15 ~ 15 v low-level output current (receiver) i ol 20 ma storage temperature t stg -65 ~ 150 c note: 1. absolute maximum ratings are those values beyond which the device could be permanently damaged. absolute maximum ratings are stress ratings only and functional device oper ation is not implied. 2. all voltages are with respect to the network ground terminal. ? thermal data parameter symbol ratings unit junction to ambient sop-20 ja 97 /w dip-20 67 ? recommended operating conditions parameter symbol min typ max unit supply voltage v dd 7.5 9 13.5 v v ss -7.5 -9 -13.5 v cc 4.5 5 5.5 high-level input voltage driver v ih 1.9 v low-level input voltage driver v il 0.8 v high-level output current driver i oh -6 ma receiver -0.5 high-level output current driver i ol 6 ma receiver 16 operating free-air temperature t a 0 70 ? supply currents over operating free-air temperature range parameter symbol test conditions min max unit supply current from v dd i dd all inputs at 1.9v, no load v dd =9v, v ss =-9v 25 ma v dd =12v, v ss =-12v 32 all inputs at 0.8v, no load v dd =9v, v ss =-9v 7.5 ma v dd =12v, v ss =-12v 9.5 supply current from v ss i ss all inputs at 1.9v, no load v dd =9v, v ss =-9v -25 ma v dd =12v, v ss =-12v -32 all inputs at 0.8v, no load v dd =9v, v ss =-9v -5.3 ma v dd =12v, v ss =-12v -5.3 supply current from v cc i cc v cc =5v, all inputs at 5v, no load 20 ma
75323 linear integrated circuit unisonic technologies co., ltd 6 of 12 www.unisonic.com.tw qw-r113-007,b ? electrical characteristics over operating free-air temperature range (v dd =9v, v ss =-9v, v cc =5v , unless otherwise specified) parameter symbol test conditions min typ max unit high-level output voltage v oh v il =0.8v, r l =3k ? (fig. 1) 6 7.5 v low-level output voltage(see note 1) v ol v ih =1.9v, r l =3k ? (fig. 1) -7.5 -6 v high-level input current i ih v i =5v (fig. 2) 10 a low-level input current i il v i =0 (fig. 2) -1.6 ma high-level short-circuit output current i os ( h ) v il =0.8v,vo=0 (fig. 1, no te 2) -4.5 -9 -19.5 ma low-level short-circuit output current i os ( l ) v ih =2v, vo=0 (fig. 1) 4.5 9 19 ma output resistance (note 3) r o v cc =v dd =v ss =0, vo=-2v ~ 2v 300 ? note: 1. the algebraic convention, where the more positive(l ess negative) limit is designated as maximum, is used in this data sheet for logic levels only, e. g.,if-10v is maximum, the typical value is a more negative voltage. 2. output short-circuit conditions must maintain t he total power dissipation below absolute maximum ratings. 3. test conditions are those specifi ed by tia/eia-232-f and as listed above. ? switching characteristics (t a =25 , v dd =12v, v ss =-12v, v cc =5v10%) parameter symbol test conditions min typ max unit propagation delay time, low- to high-level output t plh r l =3k ? ~ 7k ? , c l =15pf (fig. 3) 315 500 ns propagation delay time, high-to low-level output t phl 75 175 t tlh transition time, low-to high-level output t tlh r l =3k ? ~7k ? , c l =15pf(fig. 3) 60 100 ns r l =3k ? ~ 7k ? , c l =2500pf (fig. 3, note 1) 1.7 2.5 s transition time, high-to low-level output t thl r l =3k ? ~7k ? , c l =15pf(fig. 3) 40 75 ns r l =3k ? ~ 7k ? , c l =2500pf (fig. 3, note 2) 1.5 2.5 s note: 1. measured between-3-v and 3- v points of the output waveform (tia/e ia-232-f conditions), all unused inputs are tied either high or low. 2. measured between 3-v and -3-v points of the out put waveform (tia/eia-232-f conditions), all unused inputs are tied either high or low
75323 linear integrated circuit unisonic technologies co., ltd 7 of 12 www.unisonic.com.tw qw-r113-007,b ? electrical characteristics over recommended operating conditions (unless otherwise specified) parameter symbol test conditions min typ max unit positive-going input threshold voltage v it + fig.5 t a =25 1.75 1.9 2.3 v t a =0 ~ 70 1.55 2.3 negative-going input threshold voltage v it - fig. 5 0.75 0.97 1.25 input hysteresis voltage(v it + - v it -) v hys 0.5 high-level output voltage v oh i oh =-0.5ma v ih =0.75v 2.6 4 5 v inputs open 2.6 low-level output voltage v ol i ol =10ma, v i =3v 0.2 0.45 v high-level input current i ih v i =25v 3.6 8.3 ma v i =3v 0.43 ma low-level input current i il v i =-25v -3.6 -8.3 ma v i =-3v -0.43 ma short-circuit output current i os fig. 4 -3.4 -12 ma note: all typical values are at t a =25 , v cc =5v, v dd =9v, v ss =-9v ? switching characteristics (t a =25 , v cc =5v, v dd =12v, v ss = -12v) parameter symbol test conditions min typ max unit propagation delay time, low-to high-level output t plh c l =50pf, r l =5k ? fig. 6 107 500 ns propagation delay time, high- to low-level output t phl 42 150 ns transition time, low-to high-level output t tlh 175 525 ns transition time, high- to low-level output t thl 16 60 ns
75323 linear integrated circuit unisonic technologies co., ltd 8 of 12 www.unisonic.com.tw qw-r113-007,b ? parameter measurement information i os(l) - ios(h) v dd or gnd v ss or gnd r l =3k v o v ss v dd vcc v i fig. 1 driver test circuit for v oh , v ol , i os (h), i os (l) fig. 2 driver test circuit for i ih and i il fig.3 driver test circuit and voltage waveforms notes: a. c l includes probe and jig capacitance. b. the pulse generator has the following characteristics(t w =25 s,p rr =20khz,z o =50 ,t r =t f <50ns) v ss v dd v cc -i os fig.4 receiver test circuit for ios
75323 linear integrated circuit unisonic technologies co., ltd 9 of 12 www.unisonic.com.tw qw-r113-007,b ? parameter measurement information(cont.) v ss v dd v cc v it ,v in v ol i ol v oh -i oh fig. 5 receiver test circuit for v it ,v oh , and v ol fig. 6 receive propagation and transition times notes: a. c l includes probe and jig capacitance. b. the pulse generator has the following characteristics(t w =25 s,p rr =20khz,z o =50 ? ,t r =t f <50ns)
75323 linear integrated circuit unisonic technologies co., ltd 10 of 12 www.unisonic.com.tw qw-r113-007,b ? application information diodes placed in series with the v dd and v ss leads protect the utc 75323 in the fault condition in which the device output are shorted to v dd or v ss , and the power supplies are at low and provide low-impedance paths to ground (see figure7) utc 75323 utc 75323 v dd output 15v v ss v dd v ss fig. 7 power-supply protection to meet power-off fault condition of tia/eia-232-f 10 9 8 7 6 5 4 3 2 1 5v 11 12 13 14 15 16 17 18 19 20 43 37 40 13 36 11 41 42 ri dtr cts tx rts rx dsr dcd 12v ri dtr cts rts dsr dcd so si -12v c5* c4* c3* c2* c1* 1 6 9 5 gnd 5da 3ry 4da 2ry 1ry 3da 2da 1da vcc v ss 5dy 3ra 4dy 2ra 1ra 3dy 2dy 1dy v dd utc 75323 tl16c450 ace tia/eia-232-f db9s connector fig. 8 typical connection *see figure slew rate vs. load capacitance to select the correct values for the loading capacitors (c1, c2, c3, c4 and c5), which may be required to meet the rs-232 maximu m slew-rate requirement of 30v/us. the value of the loading capacitors resrequired depends upon the line length and desired slew rate, but is typically 330pf. note c: to use the receivers only, v dd and vss both must be powered or tied to ground.
75323 linear integrated circuit unisonic technologies co., ltd 11 of 12 www.unisonic.com.tw qw-r113-007,b ? typical characteristics driver section output voltage , vo ( v ) shourt-circuit output current, i os (ma) 100 slew rate vs. load capacitance slew rate, sr (v/ s) 10 1000 1 1000 load capacitance, c l (pf) 100 10 10000 1 v dd =9v v ss =-9v r l =3k t a =25c
75323 linear integrated circuit unisonic technologies co., ltd 12 of 12 www.unisonic.com.tw qw-r113-007,b ? typical characteristics(cont.) receiver section input threshold voltage, v it (v) input threshold voltage, v it (v) utc assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all utc products described or contained herein. utc products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

▲Up To Search▲

Price & Availability of 75323G-D20-T

	To Download 75323G-D20-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .