View PL66X-XXOCL_4413619.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 1 description phaselink?s analog frequency multipliers tm (afms) are the industry?s first ?balanced oscillato r? utilizing analog multiplication of the fundamental frequency (at double or quadruple frequency), combined with an attenuation of the fundamental of the reference crystal, without using a phase-locked loop (pll), in cmos technology. phaselink?s patent pending pl66x family of afm products can achieve up to 800 mhz differential pecl, lvds, or single-ended cmos output with little jitter or phase noise deterioration. pl66x-xx family of products utilize a low-power cmos technology and are housed in green / rohs compliant 16-pin tssop and 3x3 qfn packages. features ? non-pll frequency multiplication ? input frequency from 30-200 mhz ? output frequency from 60-800 mhz ? low phase noise and jitter (equivalent to fundament al at the output frequency) ? ultra-low jitter o rms phase jitter < 0.25 ps (12 khz to 20 mhz) o rms period jitter < 2.5 ps typ. ? low phase noise o -145 dbc/hz @ 100 khz offset from 155.52 mhz o -150 dbc/hz @ 10 mhz offset from 155.52 mhz ? low input frequency eliminates the need for expensi ve crystals ? differential pecl/lvds, or single-ended cmos output ? single 2.5v or 3.3v +/- 10% power supply ? optional industrial temperature range (-40 c to +85 c) ? available in 16-pin green / rohs compliant tssop, and 16-pin 3x3 qfn packages. figure 1: 2x afm phase noise at 212.5 mhz (106.25 m hz 3 rd overtone crystal)
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 2 o s c illa t o r a m p lif ie r o e q q b a r f r e q u e n c y x 2 x i n x o u t l 2 x f r e q u e n c y x 4 l 4 x o n ly r e q u ir e d in x 4 d e s ig n s r figure 2: block diagram of afm xo figure 3 shows the period jitter histogram of the 2 x analog frequency multiplier at 212.5 mhz, while figure 4 shows the very low levels of sub-harmonics that correspond to the exceptional performance (i. e. low jitter). figure 3: period jitter histogram at 212.5mhz figure 4: spectrum analysis at 212.5mhz analog frequency multiplier (2x), analog frequency multiplier (2x), with 106.25 mhz crystal wit h sub-harmonics below ?69 dbc oe logic selection output oesel oe output state 0 (default) enabled 0 (default) 1 tri-state 0 tri-state pecl 1 1 (default) enabled 0 tri-state 0 (default) 1 (default) enabled 0 (default) enabled lvds or cmos 1 1 tri-state oesel and oe: connect to vdd to set to 1, connect to gnd to set to 0. [the default state is set by internal pull up/down resistor.]
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 3 product selector guide frequency versus phase noise performance phase noise at frequency offset from carrier (dbc/ hz) part number input frequency range (mhz) analog frequency multiplication factor output frequency range (mhz) output type carrier freq. (mhz) 10 hz 100 hz 1 khz 10 khz 100 khz 1 mhz 10 mhz pl660-08 30 - 80 4 120 - 320 pecl 155.52 -72 -100 -125 -132 -142 -147 -149 pl660-09 30 - 80 4 120 - 320 lvds 155.52 -72 -100 - 125 -132 -142 -147 -149 pl663-07 30 - 80 2 60 - 160 cmos 156.25 -75 -105 -130 -140 -145 -150 -150 pl663-08 30 - 80 2 60 - 160 pecl 156.25 -75 -105 -1 30 -140 -145 -150 -150 pl663-09 30 - 80 2 60 - 160 lvds 156.25 -75 -105 -130 -140 -145 -150 -150 pl663-17 75 - 140 2 150 - 280 cmos 212.5 -70 -100 - 130 -140 -145 -148 -148 pl663-18 75 - 140 2 150 - 280 pecl 212.5 -70 -100 -130 -140 -145 -148 -148 pl663-19 75 - 140 2 150 - 280 lvds 212.5 -70 -100 - 130 -140 -145 -148 -148 pl663-28 140 - 160 2 280 - 320 pecl 311.04 -60 -92 -122 -140 -142 -146 -146 pl663-29 140 - 160 2 280 - 320 lvds 311.04 -60 -92 -122 -140 -142 -146 -148 frequency versus jitter, and sub-harmonic performan ce rms period jitte r (ps) peak to peak period jitter (ps) rms accumulated (l.t.) jitter (ps) phase jitter (12 khz- 20mhz) (ps) spectral specifications / sub-harmonic content (dbc) frequency (mhz) part number output freq. (mhz) min. typ. max. min. typ. max. min. typ. max. min. typ. max. carrier freq. mhz (fc) @ -75% (fc) @ -50% (fc) @ -25% (fc) @ +25% (fc) @ +50% (fc) @ +75% (fc) pl660-08 155.52 3 5 21 30 5 0.25 155.52 -66 -61 -67 -70 pl660-09 155.52 3 5 21 30 5 0.25 155.52 -66 -61 -67 -70 pl663-07 156.25 2 3 18 20 3 0.24 156.25 -70 -75 pl663-08 156.25 2 3 18 20 3 0.24 156.25 -70 -75 pl663-09 156.25 2 3 18 20 3 0.24 156.25 -70 -75 pl663-17 212.50 2.5 4 18 20 4 0.19 212. 50 -70 -75 pl663-18 212.50 2.5 4 18 20 4 0.19 212.50 -70 -75 pl663-19 212.50 2.5 4 18 20 4 0.19 212. 50 -70 -75 pl663-28 311.04 2.5 4 18 20 4 0.16 311.04 -65 -70 pl663-29 311.04 2.5 4 18 20 4 0.16 311. 04 -65 -70 note: wavecrest data 10,000 hits. no filtering was used in jitter calculations. agilent e5500 was used for phase jitter me asurements. spectral specifications were obtained usin g agilent e7401a.
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 4 board layout considerations and crystal specificati ons board layout considerations to minimize parasitic effects and improve performan ce, do the following: ? place the crystal as close as possible to the ic. ? make the board traces that are connected to the cry stal pins symmetrical. the board trace symmetry is very important, as it reduces the negat ive parasitic effects to produce clean frequency multiplication with low jitter. crystal specifications cl (xtal) esr(r e) c0 c0/c1 part number crystal resonator frequency (f xin ) mode typical max. max. max. pl660-08 pl660-09 25~75mhz fundamental or 3rd overtone 5 pf 30 4.5 pf n.a. pl663-07 pl663-08 pl663-09 30~80mhz fundamental or 3rd overtone 5 pf 30 4.5 pf n.a. pl663-17 pl663-18 pl663-19 75~140mhz fundamental or 3rd overtone 5 pf 60 4.0 pf n.a. pl663-28 pl663-29 140~200mhz fundamental or 3rd overtone 5 pf 60 4.0 pf n.a. note: non-specified parameters can be chosen as standard values from crystal suppliers. cl ratings larger than 5pf require a c rystal frequency adjustment. request detailed crystal specifications from ph aselink.
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 5 external component values inductor value optimization the required inductor value(s) for the best perform ance depends on the operating frequency, and the bo ard layout specifications. the listed values in this datashee t are based on the calculated parasitic values from phaselink?s evaluation board design. these inductor values pro vide the user with a starting point to determine th e optimum inductor values. additional fine-tuning may be req uired to determine the optimal solution. to assist with the inductor value optimization, pha selink has developed the ?afm tuning assistant? sof tware. you can download this software from phaselink?s web sit e (www.phaselink.com). the software consists of tw o worksheets. the first worksheet (named l2) is used to fine-tune the ?l2? inductor value, and the seco nd worksheet (named l4) is used for fine tuning of the ?l4? (use d in 4x afms only) inductor value. for those designs using phaselink?s recommended boa rd layout, you can use the ?afm tuning assistant? t o determine the optimum values for the required induc tors. this software is developed based on the para sitic information from phaselink?s board layout and can b e used to determine the required inductor and paral lel capacitor (see lwb1 and cstray parameters) values. for those employing a different board layout in th eir design, we recommend to use the parasitic information of th eir board layout to calculate the optimized inducto r values. please use the following fine tuning procedure: figure 5: diagram representation of the related sys tem inductance and capacitance die side pcb side - cinternal = based on afm device - lwb1 = 2 nh, ( 2 places), stray inductance - cpad = 2.0 pf, bond pad and its esd circuitry - c stray = 1.0 pf, stray capacitance - c11 = 0.4 pf, the following amplifier stage - l2x (l4x) = 2x or 4x inductor - c2x (c4x) = range (0.1 to 2.7), fine tune inducto r if used
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 6 ? there are two default variables that normally will not need to be modified. these are cpad, and c11 a nd are found in cells b22 and b27 of ?afm tuning assistant ?, respectively. ? lwb1 is the combined stray inductance in the layout . the die wire bond is ~ 0.6 nh and in the case of a leaded part an additional 1.0 nh is added. your la yout inductance must be added to these. there are 2 of these and they are assumed to be approximately symm etrical so you only need to enter this inductance o nce in cell b23. ? enter the stray parasitic capacitance into cell b26 . an additional 0.5 pf must be added to this value if a leaded part is used. ? enter the appropriate value for cinternal into b21 based on the device used (see column d). use the ? afm tuning assistant? software to calculate l2x (and c2 x if used) for your resonance frequency. ? for 4x afms, repeat the same procedure in the l4x w orksheet. ? see the examples below. determining stray l?s and c?s in a layout figure 6: diagram representation of pl660-08 board layout let?s take the pl660-08 (4x xo) for example, as sho wn in figure 6. this takes a crystal input range o f 30 to 80 mhz and multiplies this to an output of 120 to 320 mhz. to determine the stray l?s and c?s of the lay out we will assemble two test units. one afm will be tuned to the lower range of the device (120 mhz), and the ot her to the upper range of the device (320 mhz).
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 7 120 mhz afm tuning: using the ?afm tuning assistant? find the pl660-0x in the l2x worksheet. enter the cinternal value found next to it into cell b21. in cell b24 enter the closest standard inductor value (see coilcraft 0603cs series for example) to achieve the closest p eak frequency to 60 mhz. repeat the same procedur e for l4x at 120 mhz. results: l2x = 180 nh, l4x = 82 nh . 320 mhz afm tuning: repeat the previous procedure for l2x at 120 mhz a nd l4x at 320 mhz. results: l2x = 24 nh, l4x = 10 nh . proceed and assemble the test units. measuring 120 mhz l2x: connect the rf generator and scope probe as shown i n figure 6. while power is applied to the pcb, set the generator output to +12 dbm and the frequency to 30 mhz. since this is th e 2x port, the scope will show 60 mhz with ~ 3v pk-pk amplitud e. vary the generator above and below 30 mhz until the amplitude on the scope is maximum and record the ge nerator frequency. for example peak recorded at 29 .8x2 or 59.6 mhz. measuring 320 mhz l2x: connect the rf generator and scope probe as shown i n figure 6. while power is applied to the pcb, set the generator output to +12 dbm and the frequency to 80 mhz. since this is th e 2x port the scope will show 160 mhz with ~ 3v pk-pk amplitude. vary the generator above and below 80 mhz until th e amplitude on the scope is maximum and record the ge nerator frequency. for example peak recorded at 78 .0 x 2 = 156 mhz in the afm tuning assistant, add the scope?s probe capacitance to the cstray cell. for our example 0. 5 pf + 1.0 pf = 1.5 pf. with l2x at 24 nh adjust lwb1 (cell b2 3) until the peak frequency reads 156 mhz. next re place the l2x value with 180 nh and see if it peaks at 59.6 m hz. if it does not, adjust the cstray until 59.4 m hz is achieved. again enter 24 nh for l2x and fine tune lwb1 for 15 6 mhz. results: lwb1 = 1.6 nh, cstray = 2.9 pf-0.5 pf = 2 .4 pf (subtract scope probe stray) repeat the same steps for the l4x: set the generato r to 80 mhz. the 82 nh peaks at 118 mhz and the 10 nh peaks at 304 mhz. results: lwb1 = 1.8 nh, cstray = 2.5 pf-0.5 pf = 2 .0 pf (subtract scope probe stray) internal capacitor selection by device device number cinternal (pf) 2x 4x pl660-0x 34.125 16.500 pl663-0x 46.500 pl663-1x 14.625 pl663-2x 14.625
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 8 external component values ? 3 rd overtone resistor selections (r3rd) this resistor is only required when a third overton e crystal is used. the chart below indicates the c alculated and the nearest ?e12? resistor values versus frequency. pl660-08/09 pl663-07/08/09 pl663-017/18/19 pl663-28 /29 freq. (mhz) r3rd ( ) e12 pick k freq. (mhz) r3rd ( ) e12 pick k freq. (mhz) r3rd ( ) e12 pick k freq. (mhz) r3rd ( ) e24 pick k 24 12,396 12 30 9,917 10 75 2,125 2.2 140.0 915 0.91 26 11,442 12 32 9,297 10 77.5 2,056 2.2 142.0 902 0.91 28 10,625 10 34 8,750 8.2 80 1,992 2.2 144.0 890 0.91 30 9,917 10 36 8,264 8.2 82.5 1,932 1.8 146.0 87 8 0.91 32 9,297 10 38 7,829 8.2 85 1,875 1.8 148.0 866 0.91 34 8,750 8.2 40 7,438 6.8 87.5 1,821 1.8 150.0 8 54 0.82 36 8,264 8.2 42 7,083 6.8 90 1,771 1.8 152.0 843 0.82 38 7,829 8.2 44 6,761 6.8 92.5 1,723 1.8 154.0 8 32 0.82 40 7,438 6.8 46 6,467 6.8 95 1,678 1.8 156.0 821 0.82 42 7,083 6.8 48 6,198 6.8 97.5 1,635 1.5 158.0 811 0.82 44 6,761 6.8 50 5,950 5.6 100 1,594 1.5 160.0 80 1 0.82 46 6,467 6.8 52 5,721 5.6 102.5 1,555 1.5 162.0 790 0.82 48 6,198 6.8 54 5,509 5.6 105 1,518 1.5 164.0 78 0 0.75 50 5,950 5.6 56 5,313 5.6 107.5 1,483 1.5 166.0 770 0.75 52 5,721 5.6 58 5,129 4.7 110 1,449 1.5 168.0 75 9 0.75 54 5,509 5.6 60 4,958 4.7 112.5 1,417 1.5 170.0 749 0.75 56 5,313 5.6 62 4,798 4.7 115 1,386 1.5 172.0 74 0 0.75 58 5,129 4.7 64 4,648 4.7 117.5 1,356 1.5 174.0 730 0.75 60 4,958 4.7 66 4,508 4.7 120 1,328 1.2 176.0 72 0 0.75 62 4,798 4.7 68 4,375 4.7 122.5 1,301 1.2 178.0 711 0.68 64 4,648 4.7 70 4,250 3.9 125 1,275 1.2 180.0 70 1 0.68 66 4,508 4.7 72 4,132 3.9 127.5 1,250 1.2 182.0 692 0.68 68 4,375 4.7 74 4,020 3.9 130 1,226 1.2 184.0 68 3 0.68 70 4,250 3.9 76 3,914 3.9 132.5 1,203 1.2 186.0 674 0.68 72 4,132 3.9 78 3,814 3.9 135 1,181 1.2 188.0 66 5 0.68 74 4,020 3.9 80 3,719 3.9 137.5 1,159 1.2 190.0 656 0.68 76 3,914 3.9 140 1,138 1.2 192.0 647 0.62 194.0 639 0.62 196.0 630 0.62 198.0 622 0.62 200.0 614 0.62
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 9 electrical specifications absolute maximum ratings parameters symbol min. max. units supply voltage v dd 4.6 v input voltage, dc v i gnd-0.5 v dd +0.5 v output voltage, dc v o gnd-0.5 v dd +0.5 v storage temperature t s -55 +150 c industrial ambient operating temperature t a_i -40 +85 c commercial ambient operating temperature t a_c 0 +70 c junction temperature t j 125 c lead temperature (soldering, 10s) 260 c exposure of the device under conditions beyond the limits specified by maximum ratings for extended pe riods may cause permanent damage to the device and affect product reliability. these condi tions represent a stress rating only, and functiona l operations of the device at these or any other conditions above the operational limits noted in th is specification is not implied. pecl electrical characteristics parameters symbol conditions min. typ. max. units supply current (with loaded outputs) i dd fout = 212.5 mhz 58 65 75 ma operating supply voltage v dd 2.25 3.63 v output clock duty cycle @ v dd C 1.3v 45 50 55 % short circuit current 50 ma output high voltage v oh r l = 50 o to v dd C 2v v dd C 1.025 v output low voltage v ol r l = 50 o to v dd C 2v v dd C 1.620 v clock rise time t r @20/80% 0.25 0.45 ns clock fall time t f @80/20% 0.25 0.45 ns pecl transistion time waveform out out 20% 80% t r t f duty cycle 45 - 55% 55 - 45% out out 50 50 pecl levels test circuit vdd 2.0v
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 10 lvds electrical characteristics parameters symbol conditions min. typ. max. units supply current (with loaded outputs) i dd fout = 212.5 mhz 55 60 ma operating supply voltage v dd 2.25 3.63 v output clock duty cycle @ 1.25v 45 50 55 % output differential voltage v od 247 355 454 mv v dd magnitude change ? v od -50 50 mv output high voltage v oh 1.4 1.6 v output low voltage v ol 0.9 1.1 v offset voltage v os 1.125 1.2 1.375 v offset magnitude change ? v os r l = 100 o (see figure) 0 3 25 mv power-off leakage i oxd v out = v dd or gnd v dd = 0v 1 10 pa output short circuit current i osd -5.7 -8 ma differential clock rise time t r 0.2 0.5 0.7 ns differential clock fall time t f r l = 100 o c l = 10 pf (see figure) 0.2 0.5 0.7 ns out v diff r l = 100 c l = 10pf c l = 10pf lvds switching test circuit out lvds transistion time waveform out out 0v (differential) 0v 20% 80% 20% 80% t r t f v diff out out v od v os 50 50 lvds levels test circuit
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 11 cmos electrical characteristics parameters symbol conditions min. typ. max. units supply current, dynamic, with loaded outputs i dd at 100mhz, load=15pf 32 40 ma operating supply voltage v dd 2.25 3.63 v output high voltage (lvttl) v oh3.3 i oh = -8.5ma, 3.3v supplies 2.4 v output low voltage (lvttl) v ol3.3 i ol = 8.5ma, 3.3v supplies 0.4 v output high voltage (lvcmos) v ohc3.3 i oh = -4ma, 3.3v supplies v dd C 0.4 v output high voltage v oh2.5 i oh = 1ma, 2.5v supplies v dd C 0.2 v output low voltage v ol2.5 i ol = 1ma, 2.5v supplies 0.2 v output drive current i osd v ol = 0.4v, v oh = 2.4v (per output) 8.5 ma output clock rise/fall time t r/ t f 10% ~ 90% vdd with 10 pf load 1.2 1.6 ns output clock duty cycle measured @ 50% v dd 45 50 55 % short circuit current i s 50 ma
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 12 board design and layout considerations l2x and l4x: reduce the pcb trace inductance to a minimum by placing l2x and l4x as physically close to their respective pins as possible. also be sure to bypass each v dd connection especially taking care to place a 0.01 uf bypass at the v dd side of l2x and l4x (see recommended layout). crystal connections: be sure to keep the ground plane under the crystal connections continuous so that th e stray capacitace is consistent on both crystal connection s. also be sure to keep the crystal connections symmetrical with respect to one another and the crystal connection p ins of the ic. if you chose to use a series capacitance a nd/or inductor to fine tune the crystal frequency, be sur e to put symmetrical pads for this cap on both crystal pins (see cadj in recommended layout), even if one of the cap acitors will be a 0.01 uf and the other is used to tune the frequency. to further maintain a symmetrical balan ce on a crystal that may have more internal cstray on one p in or the other, place capacitor pads (cbal) on each crys tal lead to ground (see recommended layout). r3rd is only required if a 3 rd overtone crystal is used. v dd and gnd: bypass vddana and vddbuf with separate bypass capacitors and if a v dd plane is used, feed each bypass cap with its own via. be sure to conne ct any ground pin including the bypass caps with short via connection to the ground plane. oesel: j1 is recommended so the same pcb layout can be used for both oesel settings. pl660 (4x afm) tssop layout pl663 (2x afm) tssop layout
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 13 package pin description and assignment 12 3 4 5 6 7 8 9 10 11 12 13 14 15 gndosc xin xout oe l4x vddosc l2x vddosc oesel vddana vddbuf qbar q oscoffsel 16 pl663-xx 12 3 4 5 6 7 8 9 10 11 12 13 14 15 gndosc xin xout oe dnc gndana l2x vddosc vddana oesel vddbuf qbar q gndbuf 16 oe xout gndosc q 1 2 3 4 87 6 5 12 11 10 9 13 14 1 5 16 xin gndana dnc oesel gndbuf vddbuf qbar l2x vddosc vddana oe xout gndosc q xin vddosc l4x vddana vddbu f qbar l2x vddosc oesel 1 2 3 4 87 6 5 12 11 10 9 13 14 1 5 16 oscoff sel gndbuf gndbu f dnc dnc dnc dnc dnc dnc pl660-xx pl660-xx pl663-xx 2x afm package pin out 4x afm package pin out pin assignments name pin # type product description dnc 2x do not connect. oscoffsel 1 i 4x set to 0 (gnd) to turn off the oscillator when ou tputs are disabled (oe). default (no connect) is osc always on. gndosc 2 p 2x & 4x gnd connection for oscillator. dnc 3 i 2x & 4x do not connect. xin 4 i 2x & 4x input from crystal oscillator circu itry. xout 5 o 2x & 4x output from crystal oscillator cir cuitry. oe 6 i 2x & 4x output enable input. see oe logic s election table. dnc 2x do not connect. l4x 7 i 4x external inductor connection. the inductor is recom mended to be a high q small size 0402 or 0603 smd component, and must be placed between l4x and adjacent vddosc. place inductor as close to the ic as possible to minimize parasiti c effects and to maintain inductor q. this inductor is used with 4x afms. gndana 2x gnd connection. vddosc 8 p 4x vdd connection for oscillator circuitry. vddosc sho uld be separately decoupled from other vdds whenever possible. gndbuf 9 p 2x & 4x gnd connection. q 10 o 2x & 4x pecl/lvds/cmos output. qbar 11 o 2x & 4x complementary pecl/lvds output or in-phase cmos. vddbuf 12 p 2x & 4x vdd connection for output buffer circuitry. vddbuf should be separately decoupled from other vdds whenever possible. 13 2x oesel 14 i 4x selector input to choose the oe control logic (see oe selection table). if no connection is applied, value will be set to default through in ternal pull-down resistor. 14 2x vddana 13 p 4x vdd connection for analog circuitry.vddana should b e separately decoupled from other vdds whenever possible. vddosc 15 p 2x & 4x vdd connection for oscillator. vdd should be separa tely decoupled from other vdds whenever possible. l2x 16 i 2x & 4x external inductor connection. the inductor is recom mended to be a high q small size 0402 or 0603 smd component, and must be placed between l2x and adjacent vddosc. place inductor as close to the ic as possible to minimize parasiti c effects and to maintain inductor q. note: 663-xx devices are 2x multipliers, and 660-xx devices are 4x multipliers.
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 14 package information 16 pin tssop c l a e h d a1 e b 16 pin tssop ( mm ) symbol min. max. a - 1.20 a1 0.05 0.15 b 0.19 0.30 c 0.09 0.20 d 4.90 5.10 e 4.30 4.50 h 6.40 bsc l 0.45 0.75 e 0.65 bsc 16 pin 3x3 qfn
analog frequency multiplier pl660 and pl663 xo families 47745 fremont blvd., fremont, california 94538 te l (510) 492-0990, fax (510) 492-0991 www.phaselink.com rev. 3/20/07 page 15 ordering information phaselink corporation, reserves the right to make c hanges in its products or specifications, or both a t any time without notice. the information furnished by phaselink is believed to be accurate a nd reliable. however, phaselink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any lo ss or damage of whatever nature resulting from the use of, or reliance upon this product. life support policy : phaselinks products are not authorized for use a s critical components in life support devices or sy stems without the express written approval of the president of phasel ink corporation. to order parts, please contact our sales department : 47745 fremont blvd., fremont, ca 94538, usa tel: (510) 492-0990 fax: (510) 492-0991 part number the order number for this device is a combination o f the following: device number, package type and operating temperatu re range pl66x-xx x x x x order number marking package option pl 66x - xxoc p 66x - xx oc tssop C tube pl66x-xxoc-r p66x-xx oc tssop C tape and reel PL66X-XXOCL p66x-xx oc tssop (green) C tube PL66X-XXOCL-r p66x-xx oc tssop (green) C tape and reel pl66x-xxqc p66x-xx qc qfn C tube pl66x-xxqc-r p66x-xx qc qfn C tape and reel pl66x-xxqcl p66x-xx qc qfn (green) C tube pl66x-xxqcl-r p66x-xx qc qfn (green) C tape and reel part number temperature c=commercial i=industrial package type o=tssop q= qfn 3x3 none= normal package l= green package none= tube r= tape and reel

▲Up To Search▲

Price & Availability of PL66X-XXOCL

	To Download PL66X-XXOCL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .