 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| White Electronic Designs WED3DG7264V-D1 512MB- 64Mx72 SDRAM, UNBUFFERED W/ PLL FEATURES n n n n n n n n Burst Mode Operation Auto and Self Refresh capability LVTTL compatible inputs and outputs Serial Presence Detect with EEPROM Fully synchronous: All signals are registered on the positive edge of the system clock Programmable Burst Lengths: 1, 2, 4, 8 or Full Page 3.3V 0.3V Power Supply 144 Pin SO-DIMM JEDEC DESCRIPTION The WED3DG7264V is a 64Mx72 synchronous DRAM module which consists of nine 64Mx8 stack SDRAM components in TSOP II package, and one 2Kb EEPROM in an 8 pin TSSOP package for Serial Presence Detect which are mounted on a 144 Pin SO-DIMM multilayer FR4 Substrate. * This product is subject to change without notice. PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE) PIN 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 FRONT VSS DQ0 DQ1 DQ2 DQ3 VCC DQ4 DQ5 DQ6 DQ7 VSS DQMB0 DQMB1 VCC A0 A1 A2 VSS DQ8 DQ9 DQ10 DQ11 VCC DQ12 PIN 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 BACK VSS DQ32 DQ33 DQ34 DQ35 VCC DQ36 DQ37 DQ38 DQ39 VSS DQMB4 DQMB5 VCC A3 A4 A5 VSS DQ40 DQ41 DQ42 DQ43 VCC DQ44 PIN 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 PIN NAMES A0 - A12 Address Input (Multiplexed) Select Bank Data Input/Output Clock Input Check Bit (Data-In/Data-Out) Chip Select Input Row Address Strobe Column Address Strobe Write Enable DQM Power Supply (3.3V) Ground Serial Data I/O Serial Clock Do Not Use No Connect BACK DQ54 DQ55 VCC A7 BA0 VSS BA1 A11 VCC PINOUT FRONT DQ13 DQ14 DQ15 VSS CB0 CB1 CLK0 VCC RAS# WE# SO# S1# NC VSS CB2 CB3 VCC DQ16 DQ17 DQ18 DQ19 VSS DQ20 DQ21 PIN 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 BACK PIN FRONT PIN DQ45 DQ46 VSS CB4 CB5 VCC CAS# CKE1 A12 NC NC VSS CB6 CB7 VCC 97 99 103 105 107 111 113 DQ22 DQ23 VCC A6 A8 VSS A9 A10 VCC 98 100 102 104 106 108 110 112 114 BA0-1 DQ0-63 CLK0 CBO-7 CS0#,CS1# RAS# CAS# WE# DQM0-7 VCC VSS SDA SCL DNU NC DQ47 101 CKE0,CKE1 Clock Enable Input CKE0 109 115 DQMB2 116 DQMB6 117 DQMB3 118 DQMB7 119 121 123 125 127 129 VSS DQ24 DQ25 DQ26 DQ27 VCC DQ28 DQ29 DQ30 DQ31 VSS SDA VCC 120 122 124 126 128 130 132 134 136 138 140 142 144 VSS DQ56 DQ57 DQ58 DQ59 VCC DQ60 DQ61 DQ62 DQ63 VSS SCL VCC DQ48 131 DQ49 133 DQ50 135 DQ51 137 VSS 139 DQ52 141 DQ53 143 * These pins are not used in this module. ** These pins should be NC in the system which does not support SPD. White Electronic Designs Corp. reserves the right to change products or specifications without notice. October 2002 Rev. 1 1 White Electronic Designs Corporation * (602) 437-1520 * www.whiteedc.com White Electronic Designs FUNCTIONAL BLOCK DIAGRAM WED3DG7264V-D1 White Electronic Designs Corp. reserves the right to change products or specifications without notice. October 2002 Rev. 1 2 White Electronic Designs Corporation * (602) 437-1520 * www.whiteedc.com White Electronic Designs ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to VSS Voltage on VCC supply relative to VSS Storage Temperature Power Dissipation Short Circuit Current Symbol VIN, VOUT VCC, VCCQ TSTG PD IOS Value -1.0 ~ 4.6 -1.0 ~ 4.6 -55 ~ +150 9 50 WED3DG7264V-D1 Units V V C W mA Note: Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability. RECOMMENDED DC OPERATING CONDITIONS (Voltage Referenced to: VSS = 0V, TA = 0C +70C) Parameter Supply Voltage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage Input Leakage Current Symbol VCC VIH VIL VOH VOL ILI Min 3.0 2.0 -0.3 2.4 -- -10 Typ 3.3 3.0 -- -- -- -- Max 3.6 VCCQ+0.3 0.8 -- 0.4 10 Unit V V V V V A 1 2 IOH= -2mA IOL= -2mA 3 Note Note: 1. VIH (max)= 5.6V AC. The overshoot voltage duration is 3ns. 2. VIL (min)= -2.0V AC. The undershoot voltage duration is 3ns. 3. Any input 0V VIN VCCQ Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs. CAPACITANCE (TA 23C, f = 1MHz, VCC = 3.3V, VREF=1.4V 200mV) Parameter Input Capacitance (A0-A12) Input Capacitance (RAS#,CAS#,WE#) Input Capacitance (CKE0) Input Capacitance (CLK0) Input Capacitance (CS0#) Input Capacitance (DQM0-DQM7) Input Capacitance (BA0-BA1) Data input/output capacitance (DQ0-DQ63) Data input/output capacitance (CB0-7) Symbol CIN1 CIN2 CIN3 CIN4 CIN5 CIN6 CIN7 COUT COUT1 Max 15 15 15 20 15 15 15 22 22 Unit pF pF pF pF pF pF pF pF pF White Electronic Designs Corp. reserves the right to change products or specifications without notice. October 2002 Rev. 1 3 White Electronic Designs Corporation * (602) 437-1520 * www.whiteedc.com White Electronic Designs OPERATING CURRENT CHARACTERISTICS (VCC = 3.3V, TA = 0C +70C) WED3DG7264V-D1 Version Parameter Operating Current (One bank active) Precharge Standby Current in Power Down Mode Symbol ICC1 Burst Length = 1 tRC tRC (min) IOL = 0mA CKE VIL(max), tCC = 10ns CKE & CLK VIL(max), tCC = CKE VIH(min), CS VIH(min), tcc =10ns Input signals are charged one time during 20 CKE VIH(min), CLK VIL(max), tCC = Input signals are stable CKE VIL(max), tCC = 10ns CKE & CLK VIL(max), tCC = CKE VIH(min), CS VIH(min), tcc = 10ns Input signals are changed one time during 20ns CKE VIH(min), CLK VIL(max), tcc = Input signals are stable Io = mA Page burst 4 Banks activated tCCD = 2CLK tRC tRC(min) CKE 0.2V Conditions 133 1,530 100 1,400 Units mA Note 1 ICC2P ICC2PS Icc2N 50 50 370 mA Precharge Standby Current in Non-Power Down Mode Active standby current in power-down mode Active standby current in non power-down mode Icc2NS ICC3P ICC3PS ICC3N ICC3NS ICC4 mA 200 80 80 550 410 mA mA mA Operating current (Burst mode) Refresh current Self refresh current ICC5 ICC6 2,070 3,150 60 1,620 2,880 mA mA mA 1 2 Notes: 1. Measured with outputs open. 2. Refresh period is 64ms. 3. Unless otherwise noticed, input swing level is CMOS (VIH/VIL = VCCQ/VSSQ) White Electronic Designs Corp. reserves the right to change products or specifications without notice. October 2002 Rev. 1 4 White Electronic Designs Corporation * (602) 437-1520 * www.whiteedc.com White Electronic Designs Ordering Information WED3DG7264V10D1 WED3DG7264V7D1 WED3DG7264V75D1 Speed 100MHz 133MHz 133MHz CAS Latency CL=2 CL=2 CL=3 WED3DG7264V-D1 PACKAGE DIMENSIONS ALL DIMENSIONS ARE IN INCHES White Electronic Designs Corp. reserves the right to change products or specifications without notice. October 2002 Rev. 1 5 White Electronic Designs Corporation * (602) 437-1520 * www.whiteedc.com |
Price & Availability of WED3DG7264V-D1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |