View EL9201IL-T13_4882507.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
EL9200, EL9201, EL9202
Data Sheet October 30, 2008 FN7438.1
Programmable VCOM
The EL9200, EL9201, and EL9202 represent programmable VCOM amplifiers for use in TFT-LCD displays. Featuring 1, 2, and 4 channels of VCOM amplification, respectively, each device features just a single programmable current source for adding offset to one VCOM output. This current source is programmable using a single wire interface to one of 128 levels. The value is stored on an internal EEPROM memory. The EL9200 is available in the 12 LD DFN package and the EL9201 and EL9202 are available in 24 LD QFN packages. All are specified for operation over the -40C to +85C temperature range.
Features
* 128 Step Adjustable Sink Current * EEPROM Memory * 2-pin Adjustment and Disable * Single, Dual or Quad Amplifiers - 44MHz Bandwidth - 80V/s Slew Rate - 60mA Continuous Output - 180mA Peak Output * Up to 18V Operation * 2.6V to 3.6VLogic Control
Typical Block Diagram
RF AVDD VS+ INN + VOUT INP GND EEPROM AVDD R1 R2 RG
* Pb-free Available (RoHS compliant)
Applications
* TFT-LCD VCOM Supplies For - LCD-TVs - LCD Monitors
VSD
CE
CTL
CONTROL
UP/DOWN COUNTER
ANALOG POT SET RSET
IOUT
GND
Pinouts
EL9200 (12 LD DFN) TOP VIEW
24 NC
EL9201 (24 LD QFN) TOP VIEW
21 VINA+ 20 VINA24 VINA23 GND 22 NC
EL9202 (24 LD QFN) TOP VIEW
23 VINA+ 21 VINB+ 20 VINB19 VOUTB 18 VOUTC 17 VINCTHERMAL PAD 16 NC 15 VINC+ 14 GND 13 AVDD SET 10 IOUT 11 NC 12 CE 8 NC 9 22 VS+
NC 1 VINA- 1 GND 2 VINA+ 3 IOUT 4 AVDD 5 GND 6 THERMAL PAD 12 VS+ NC 2 11 VOUTA VINB+ 3 10 SET IOUT 4 9 CE NC 5 8 CTL AVDD 6 7 VSD GND 7 NC 10 VSD 11 CTL 12 NC 8 NC 9 THERMAL PAD
19 NC 18 VOUTA 17 VS+ 16 VOUTB 15 VINB14 SET 13 CE
VOUTA 1 VOUTD 2 VIND- 3 NC 4 VIND+ 5 AVDD 6 CTL 7
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2008. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
EL9200, EL9201, EL9202 Ordering Information
PART NUMBER EL9200IL EL9200IL-T7* EL9200IL-T13* EL9200ILZ (Note) EL9200ILZ-T7* (Note) EL9200ILZ-T13* (Note) EL9201IL EL9201IL-T7* EL9201IL-T13* EL9201ILZ ( Note) EL9201ILZ-T7* ( Note) EL9201ILZ-T13* (Note) EL9202IL EL9202IL-T7* EL9202IL-T13* EL9202ILZ (Note) EL9202ILZ-T7* (Note) EL9202ILZ-T13* (Note) PART MARKING 9200IL 9200IL 9200IL 9200ILZ 9200ILZ 9200ILZ 9201IL 9201IL 9201IL 9202ILZ 9202ILZ 9202ILZ 9202IL 9202IL 9202IL 9202ILZ 9202ILZ 9202ILZ TEMP RANGE (C) -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 -40 to +85 PACKAGE 12 LD DFN 12 LD DFN 12 LD DFN 12 LD DFN (Pb-Free) 12 LD DFN (Pb-Free) 12 LD DFN (Pb-Free) 24 LD QFN 24 LD QFN 24 LD QFN 24 LD QFN (Pb-Free) 24 LD QFN (Pb-Free) 24 LD QFN (Pb-Free) 24 LD QFN 24 LD QFN 24 LD QFN 24 LD QFN (Pb-Free) 24 LD QFN 24 LD QFN (Pb-Free) L12.4x4B L12.4x4B L12.4x4B L12.4x4B L12.4x4B L12.4x4B MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 MDP0046 PKG. DWG. #
*Add "-T" suffix for tape and reel *Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202
Absolute Maximum Ratings (TA = +25C)
VS+ Supply Voltage between VS+ and GND . . . . . . . . . . . . . .18V Supply Voltage between VSD and GND . . . . . . . . . . . . . . . . . . . .4V Maximum Continuous Output Current . . . . . . . . . . . . . . . . . . . 65mA Input Voltages to GND SET, CE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +4V CTL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +16V Output Voltages to GND OUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +20V AVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +20V ESD Rating Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2kV
Thermal Information
Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . +150C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65C to +150C Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Operating Conditions
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40C to +85C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA
Electrical Specifications
PARAMETER VS+ IS+ Supply Voltage
VSD = 3V, VS+ = 15V, AVDD = 15V, RSET = 24.9k, and TA = +25C unless otherwise specified. CONDITION MIN 4.5 EL9200 EL9201 EL9202 3.8 7.6 10.5 3 2.6 TYP MAX 16.5 4.8 9.6 16 3.6 3.6 50 25 23 3 25 0.7*VSD 0.2*VSD 20 20 200 200 10 CTL = GND CTL = VSD 10 10 10 2.6V < VSD < 3.6V 2.6V < VSD < 3.6V (Note 1) 2.6V < VSD < 3.6V (Note 2) > 4.9V 1.6 1 4.9 200 100 (Note 5) 1000 15.75 0.4 0.8*VSD 0.3*VSD UNIT V mA mA mA V V A A mA mA A V V s s s s s A A pF V V ms V s ms cycles
DESCRIPTION
Quiescent Current
VSD
Logic Supply Voltage
For programming For operation
ISD
Quiescent Logic Current
CE = 3.6V CE = GND Program (charge pump current) (Note 1) Read (Note 1)
IADD CTLIH CTLIL CTLIHRPW CTLILRPW CTLIHMPW CTLILMPW CTLMTC ICTL
Supply Current CTL High Voltage CTL Low Voltage CTL High Rejected Pulse Width CTL Low Rejected Pulse Width CTL High Minimum Pulse Width CTL Low Minimum Pulse Width CTL Minimum Time Between Counts CTL Input Current
(Note 2) 2.6V < VSD < 3.6V 2.6V < VSD < 3.6V
CTLCAP CEIL CEIH CEST CTLPROM CTLPT PT EEWC
CTL Input Capacitance CE Input Low Voltage CE Input High Voltage CE Minimum Start-Up Time CTL EEPROM Program Voltage CTL EEPROM Programming Signal Time Programming Time EE Write Cycles
3
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202
Electrical Specifications
PARAMETER SETDN SETZSE SETFSE ISET SETER VSD = 3V, VS+ = 15V, AVDD = 15V, RSET = 24.9k, and TA = +25C unless otherwise specified. (Continued) CONDITION Monotonic over-temperature (Note 3) (Note 3) Through RSET (Note 1) To GND, AVDD = 20V (Note 1) To GND, AVDD = 4.5V (Note 1) AVDD to SET OUTST VOUT OUTVD AVDD to SET Voltage Attenuation OUT Settling Time OUT Voltage Range OUT Voltage Drift To 0.5 LSB error band (Note 1) (Note 1) (Note 1) VSET + 0.5V 10 2.25 1:20 20 13 10 MIN TYP 1 2 8 120 200 45 MAX UNIT LSB LSB LSB A k k V/V s V mV
DESCRIPTION SET Differential Nonlinearity SET Zero-Scale Error SET Full-Scale Error SET Current SET External Resistance
AMPLIFIER CHARACTERISTICS INPUT CHARACTERISTICS VOS TCVOS IB RIN CIN CMRR AVOL Input Offset Voltage Average Offset Voltage Drift (Note 1) Input Bias Current Input Impedance Input Capacitance Common-Mode Rejection Ratio Open-Loop Gain For VIN from -5.5V to +5.5V -4.5V VOUT +4.5V 50 60 VCM = 0V VCM = 0V 3 7 2 1 2 70 70 60 15 mV V/C nA G pF dB dB
OUTPUT CHARACTERISTICS VOL VOH ISC IOUT Output Swing Low Output Swing High Short-Circuit Current Output Current RL = 1.5k to 0 14.85 150 0.09 14.9 180 65 0.15 V V mA mA
POWER SUPPLY PERFORMANCE PSRR Power Supply Rejection Ratio VS+ is moved from 4.5V to 15.5V -4.0V VOUT 4.0V, 20% to 80% (AV = +1), VOUT = 2V step 55 80 dB
DYNAMIC PERFORMANCE SR tS BW GBWP PM CS dG dP NOTES: 1. Simulated and determined via design and not directly tested 2. Tested at AVDD = 20V 3. Wafer sort only 4. NTSC signal generator used 5. Limits established by characterization and are not production tested. Slew Rate (Note 4) Settling to +0.1% (AV = +1) -3dB Bandwidth Gain-Bandwidth Product Phase Margin Channel Separation Differential Gain (Note 5) Differential Phase (Note 5) f = 5MHz (EL9201 and EL9202 only) RF = RG = 1k and VOUT = 1.4V RF = RG = 1k and VOUT = 1.4V 60 80 80 44 32 50 110 0.17 0.24 V/s ns MHz MHz dB %
4
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202
Pin Descriptions
PIN VINxIN/OUT Input DESCRIPTION Amplifier x inverting input, where: x = A for EL9200 x = A, B for EL9201 x = A, B, C, D for EL9202 EQUIVALENT CIRCUIT
VS+
GND CIRCUIT 1
VINx+
Input
Amplifier x non-inverting input, where: x = A for EL9200 x = A, B for EL9201 x = A, B, C, D for EL9202 Op amp supply; bypass to GND with 0.1F capacitor Amplifier X output, where: x = A for EL9200 x = A, B for EL9201 x = A, B, C, D for EL9202
Reference Circuit 1
VS+ VOUTX
Supply Output
VS+
GND GND CIRCUIT 2
NC GND IOUT
Supply Output
No connect; not internally connected Ground connection Adjustable sink current output pin; the current sinks into the OUT pin is equal to the DAC setting times the maximum adjustable sink current divided by 128; see SET pin function description for the maxim adjustable sink current setting Maximum sink current adjustment point; connect a resistor from SET to GND to set the maximum adjustable sink current of the OUT pin; the maximum adjustable sink current is equal to (AVDD/20) divided by RSET Counter enable pin; connect CE to VDD to enable counting of the internal counter; connect CE to GND to inhibit counting Internal counter up/down control and internal EEPROM programming control input; if CE is high, a mid-to-low transition increments the 7-bit counter, raising the DAC setting, increasing the OUT sink current, and lowering the divider voltage at OUT; a mid-to-high transition decrements the 7-bit counter, lowering the DAC setting, decreasing the OUT sink current, and increasing the divider voltage at OUT; applying 4.9V and above with appropriately arranged timing will overwrite EEPROM with the contents in the 7-bit counter; see EEPROM Programming section for details Analog voltage supply; bypass to GND with 0.1F capacitor System power supply input; bypass to GND with 0.1F capacitor
SET
Output
CE
Input
CTL
Input
AVDD VSD
Supply Supply
5
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Amplifier Typical Performance Curves
500 INPUT BIAS CURRENT (A) QUANTITY (AMPLIFIERS) VS = 5V TA = +25C 400 TYPICAL PRODUCTION DISTRIBUTION 0.008 VS = 5V 0.004
300
0
200
-0.004
100
-0.008
0 -8 -6 -4 -2 0 2 4 6 8 10 -12 -10 12 INPUT OFFSET VOLTAGE (mV)
-0.012 -50
-10
30
70
110
150
TEMPERATURE (C)
FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION
FIGURE 2. INPUT BIAS CURRENT vs TEMPERATURE
25 VS = 5V QUANTITY (AMPLIFIERS) 20 OUTPUT HIGH VOLTAGE (V) TYPICAL PRODUCTION DISTRIBUTION
4.96 VS = 5V IOUT = 5mA 4.94
15
4.92
10
4.90
5.0
4.88
0 1 3 5 7 9 11 13 15 17 19 21 INPUT OFFSET VOLTAGE DRIFT, TCVOS (V/C)
4.86 -50
-10
30
70
110
150
TEMPERATURE (C)
FIGURE 3. INPUT OFFSET VOLTAGE DRIFT
FIGURE 4. OUTPUT HIGH VOLTAGE vs TEMPERATURE
2.0 INPUT OFFSET VOLTAGE (mV) OUTPUT LOW VOLTAGE (V)
-4.85 VS = 5V IOUT = 5mA -4.87
1.5
1.0
-4.89
0.5
-4.91
0
-4.93
-0.5 -50
-10
30
70
110
150
-4.95 -50
-10
30
70
110
150
TEMPERATURE (C)
TEMPERATURE (C)
FIGURE 5. INPUT OFFSET VOLTAGE vs TEMPERATURE
FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE
6
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Amplifier Typical Performance Curves (Continued)
75 VS = 5V RL = 1k OPEN-LOOP GAIN (dB) SLEW RATE (V/s) 78 VS = V 77 76 75 74 73 60 -50 72 -50
70
65
-10
30
70
110
150
-10
30
70
110
150
TEMPERATURE (C)
TEMPERATURE (C)
FIGURE 7. OPEN-LOOP GAIN vs TEMPERATURE
0 -0.02 DIFFERENTIAL GAIN (%) -0.04 -0.06 -0.08 -0.10 -0.12 -0.14 -0.16 -0.18 0 100 IRE 200 DIFFERENTIAL PHASE () VS = 5V AV = 2 RL = 1k
FIGURE 8. SLEW RATE vs TEMPERATURE
0.30 0.25 0.20 0.15 0.10 0.05 0 0 100 IRE 200
FIGURE 9. DIFFERENTIAL GAIN
-30 -40 DISTORTION (dB) -50 -60 3rd HD -70 -80 -90 0 2 4 6 8 10 VOP-P (V) 0 VS = 5V AV = 2 RL = 1k FREQ = 1MHz GAIN (dB) 2nd HD 80
FIGURE 10. DIFFERENTIAL PHASE
250
60 GAIN 40
190 PHASE ()
130
20
PHASE
70
10
-20 1k
10k
100k
1M
10M
-50 100M
FREQUENCY (Hz)
FIGURE 11. HARMONIC DISTORTION vs VOP-P
FIGURE 12. OPEN LOOP GAIN AND PHASE
7
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Amplifier Typical Performance Curves (Continued)
5 MAGNITUDE (NORMALIZED) (dB) MAGNITUDE (NORMALIZED) (dB) VS = 5V AV = 1 CLOAD = 0pF 1k 25 100pF 15 1000pF 47pF 5 10pF
3
1
-1
150 560
-5
-3
-15
VS = 5V AV = 1 RL = 1k 1M 10M 100M
-5 100k
1M
10M
100M
-25 100k
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 13. FREQUENCY RESPONSE FOR VARIOUS RL
400 350 OUTPUT IMPEDANCE () 300 250 200 150 100 50 0 10k 100k 1M FREQUENCY (Hz) 10M 100M
FIGURE 14. FREQUENCY RESPONSE FOR VARIOUS CL
12 MAXIMUM OUTPUT SWING (VP-P) 10 8 6 4 VS = 5V 2 AV = 1 RL = 1k DISTORTION <1% 0 10k 100k
1M
10M
100M
FREQUENCY (Hz)
FIGURE 15. CLOSED LOOP OUTPUT IMPEDANCE
-15
FIGURE 16. MAXIMUM OUTPUT SWING vs FREQUENCY
-80 PSRR+ VS = 5V TA = +25C
-25 CMRR (dB) PSRR (dB)
-60
PSRR-
-35
-40
-45
-55
-20
-65 1k
10k
100k
1M
10M
100M
0 100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 17. CMRR
FIGURE 18. PSRR
8
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Amplifier Typical Performance Curves (Continued)
1k VOLTAGE NOISE (nV/Hz) -60 DUAL MEASURED CH A TO B QUAD MEASURED CH A TO D OR B TO C -80 OTHER COMBINATIONS YIELD IMPROVED REJECTION XTALK (dB) 100 -100
-120 VS = 5V RL=1k AV = 1 VIN = 110mVRMS 10k 100k 1M 10M 30M
10
-140
1 100
1k
10k
100k
1M
10M
100M
-160 1k
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 19. INPUT VOLTAGE NOISE SPECTRAL DENSITY
100 VS = 5V AV = 1 RL = 1k VIN = 50mV TA = +25C 5
FIGURE 20. CHANNEL SEPARATION
80 OVERSHOOT (%)
3 STEP SIZE (V)
VS = 5V AV = 1 RL = 1k 0.1%
60
1
40
-1 0.1%
20
-3
0 10
100 LOAD CAPACITANCE (pF)
1k
-5 55
65
75
85
95
105
SETTLING TIME (ns)
FIGURE 21. SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE
FIGURE 22. SETTLING TIME vs STEP SIZE
VS = 5V TA = +25C AV = 1 RL = 1k
VS = 5V TA = +25C AV = 1 RL = 1k
100mV STEP
1V STEP 50ns/DIV 50ns/DIV
FIGURE 23. LARGE SIGNAL TRANSIENT RESPONSE
FIGURE 24. SMALL SIGNAL TRANSIENT RESPONSE
9
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Amplifier Typical Performance Curves (Continued)
JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD - QFN EXPOSED DIEPAD SOLDERED TO PCB PER JESD51-5 4.5 4.0 POWER DISSIPATION (W) 3.5 3.378W 3.0 2.5 2.0 1.5 1.0 0.5 0 0 25 50 75 85 100 125 150 AMBIENT TEMPERATURE (C)
J QF 37 N2 4 /W
1.2 POWER DISSIPATION (W) 1.0 0.8 0.6 0.4 0.2 0
JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD
893mW
QF N2 40 C
A=
JA
C
=1
4
/W
0
25
50
75 85 100
125
150
AMBIENT TEMPERATURE (C)
FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE
Application Information
This device provides the ability to reduce the flicker of an LCD panel by adjustment of the VCOM voltage during production test and alignment. A 128-step resolution is provided under digital control which adjusts the sink current of the output. The output is connected to an external voltage divider, so that the device will have the capability to reduce the voltage on the output by increasing the output sink current. The adjustment of the output and the programming of the non-volatile memory are provided on one pin while the counter enable (CE) is provided on a separate pin. The output is adjusted via the CTL pin either by counting up with a mid to low transition or by counting down with a mid to high transition. Once the minimum or maximum value is reached on the 128 steps, the device will not overflow or underflow beyond that minimum or maximum value. An increment of the counter will increase the output sink current which will lower the voltage on the external voltage divider. A decrement of the counter will decrease the output sink current, which will raise the voltage on the external voltage divider. Once the desired output level is obtained, the part can store it's setting using the non-volatile memory in the device. See the "Non-Volatile Memory (EEPROM) Programming" on page 12 for detailed information. Note: Once the desired output level is stored in the EEPROM, the CE pin must go low to preserve the stored value.
Adjustable Sink Current Output
The device provides an output sink current which lowers the voltage on the external voltage divider. The equations that control the output are given in Equation 1:
A VDD Setting I OUT = -------------------- x -------------------------20 ( R SET ) 128 R1 R2 Setting V OUT = -------------------- V AVDD 1 - -------------------- x -------------------------- 20 ( R SET ) 128 R 1 + R 2 NOTE: Where setting is an integer between 1 and 128. (EQ. 1)
7-Bit Up/Down Counter
The counter sets the level to the digital potentiometer and is connected to the non-volatile memory. When the part is programmed, the counter setting is loaded into the non-volatile memory. This value will be loaded from the non-volatile memory into the counter during power-on. The counter will not exceed its maximum level and will hold that value during subsequent increment requests on the CTL pin. The counter will not exceed its minimum level and will hold that value during subsequent decrement requests on the CTL pin.
CTL Pin
CTL should have a noise filter to reduce bouncing or noise on the input that could cause unwanted counting when the CE pin is high. The board should have an additional ESD protection circuit, with a series 1k resistor and a shunt 0.01F capacitor connected on the CTL pin. In order to increment the setting, pulse CTL low for more than 200s. The output sink current increases and lowers the VCOM lever by one least-significant bit (LSB). On the other hand, to decrement the setting, pulse CTL high for
10
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202
more than 200s. The output sink current will decrease and the VCOM level will increase by one LSB. To avoid unintentional adjustment, the EL9200, EL9201, and EL9202 guarantees to reject CTL pulses shorter than 20s. Since the internal comparators come up in an unknown state, the very first CTL pulse is ignored to avoid the possibility of a false pulse. See Figure 27 for the timing information.
TABLE 1. TRUTH TABLE INPUT CTL Mid to Hi Mid to Lo X > 4.9V X CE Hi Hi Lo X X VDD VDD VDD VDD VDD 0 to VDD SET Decrement Increment No Change No Change Read OUTPUT ICC Normal Normal Lower Increased Increased MEMORY X X X Program Read
NOTE: CE should be disabled (pulled low) before powering down the device to assure that the glitches and transients will not cause unwanted EEPROM overwriting.
CTLMTC CTL HIGH CTL VDD/2 CTL LOW CTLIHMPW CTLILMPW
CTLIHRPW
CTLILRPW
CE
COUNTER OUTPUT
UNDEF
78
79
7A
7B
7A
VCOM
FIGURE 27. VCOM ADJUSTMENT
11
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Non-Volatile Memory (EEPROM) Programming
When the CTL pin exceeds 4.9V, the non-volatile programming cycle will be activated. The CTL signal needs to remain above 4.9V for more than 200s. The level and timing needed to program the non-volatile memory is given below. It then takes a maximum of 100ms for the programming to be completed inside the device (see PT specification in Table Electrical Specifications on page 3.
CTL VOLTAGE
Short-Circuit Current Limit
The amplifiers will limit the short circuit current to 180mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds 65mA. This limit is set by the design of the internal metal interconnects.
Output Phase Reversal
The amplifiers are immune to phase reversal as long as the input voltage is limited from VS- -0.5V to VS+ +0.5V. Figure 28 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diodes placed in the input stage of the device begin to conduct and over-voltage damage could occur.
1V 10s
4.9V
TIME CTLPT
FIGURE 28. EEPROM PROGRAMMING
Amplifiers' Operating Voltage, Input, and Output
The amplifiers are specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most amplifier specifications are stable over both the full supply range and operating temperatures of -40C to +85C. Parameter variations with operating voltage and/or temperature are shown in the See "Amplifier Typical Performance Curves" on page 6. The input common-mode voltage range of the amplifiers extends 500mV beyond the supply rails. The output swings of the those typically extend to within 100mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 27 shows the input and output waveforms for the device in the unity-gain configuration. Operation is from 5V supply with a 1k load connected to GND. The input is a 10VP-P sinusoid. The output voltage is approximately 9.8VP-P.
5V 10s
1V
VS = 2.5V AV = 1 TA = +25C VIN = 6VP-P
FIGURE 30. OPERATION WITH BEYOND-THE-RAILS INPUT
Unused Amplifiers
It is recommended that any unused amplifiers in a dual and a quad package be configured as a unity gain follower. The inverting input should be directly connected to the output and the non-inverting input tied to the ground plane.
Power Supply Bypassing and Printed Circuit Board Layout
The amplifiers can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal operation, a 0.1F ceramic capacitor should be placed from VS to pin to GND. A 4.7F tantalum capacitor should then be connected in parallel, placed in the region of the amplifier.
5V
AV = 1 VS = 5V TA = +25C VIN = 10VP-P
FIGURE 29. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT
12
OUTPUT
INPUT
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 Replacing Existing Mechanical Potentiometer Circuits
Figures 29 and 30 show the common adjustment mechanical circuits and equivalent replacement with the EL920x.
AVDD RA + VCOM EL9200 RC SET RSET AVDD RF RG
INVOUT IN+
AVDD R1 R2 OUT VCOM
RB
R1 = RA R2 = RB + RC RA ( RB + RC ) R SET = ----------------------------------20R B FIGURE 31. EXAMPLE OF THE REPLACEMENT FOR THE MECHANICAL POTENTIOMETER CIRCUIT USING EL9200
AVDD RX + VCOM
AVDD
RF
RG
INVOUT EL9200 IN+
AVDD R1 R2 VCOM
RY
RZ SET RSET
OUT
R1 = RX R2 = RZ RX ( RX + RY + RZ ) R SET = ------------------------------------------------20R Y
FIGURE 32. EXAMPLE OF THE REPLACEMENT FOR THE MECHANICAL POTENTIOMETER CIRCUIT USING THE EL9200
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 13
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202 QFN (Quad Flat No-Lead) Package Family
A D N (N-1) (N-2) B
MDP0046
QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY (COMPLIANT TO JEDEC MO-220) MILLIMETERS SYMBOL QFN44 QFN38 A 0.90 0.02 0.25 0.20 7.00 5.10 7.00 5.10 0.50 0.55 44 11 11 0.90 0.02 0.25 0.20 5.00 3.80 7.00 5.80 0.50 0.40 38 7 12 QFN32 0.90 0.02 0.23 0.20 8.00 0.90 0.02 0.22 0.20 5.00 TOLERANCE 0.10 +0.03/-0.02 0.02 Reference Basic Reference Basic Reference Basic 0.05 Reference Reference Reference NOTES 8 8 4 6 5
1 2 3
A1
PIN #1 I.D. MARK E
b c D D2 E
(N/2)
5.80 3.60/2.48 8.00 6.00
2X 0.075 C
E2
2X 0.075 C
5.80 4.60/3.40 0.80 0.53 32 8 8 0.50 0.50 32 7 9
e L N ND
TOP VIEW N LEADS
0.10 M C A B (N-2) (N-1) N b
NE
L
PIN #1 I.D. 3 1 2 3
MILLIMETERS SYMBOL QFN28 QFN24 A A1 b c 0.90 0.02 0.25 0.20 4.00 2.65 5.00 3.65 0.50 0.40 28 6 8 0.90 0.02 0.25 0.20 4.00 2.80 5.00 3.80 0.50 0.40 24 5 7 QFN20 0.90 0.02 0.30 0.20 5.00 3.70 5.00 3.70 0.65 0.40 20 5 5 0.90 0.02 0.25 0.20 4.00 2.70 4.00 2.70 0.50 0.40 20 5 5 QFN16 0.90 0.02 0.33 0.20 4.00 2.40 4.00 2.40 0.65 0.60 16 4 4
TOLERANCE NOTES 0.10 +0.03/ -0.02 0.02 Reference Basic Reference Basic Reference Basic 0.05 Reference Reference Reference 4 6 5
(E2)
NE 5 (N/2)
D D2
(D2) BOTTOM VIEW
7
E E2 e L
e C SEATING PLANE 0.08 C N LEADS & EXPOSED PAD
0.10 C
N ND NE
Rev 11 2/07
SEE DETAIL "X" SIDE VIEW
NOTES: 1. Dimensioning and tolerancing per ASME Y14.5M-1994. 2. Tiebar view shown is a non-functional feature. 3. Bottom-side pin #1 I.D. is a diepad chamfer as shown. 4. N is the total number of terminals on the device.
(c) C A
2
5. NE is the number of terminals on the "E" side of the package (or Y-direction). 6. ND is the number of terminals on the "D" side of the package (or X-direction). ND = (N/2)-NE. 7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown. 8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.
(L) A1 DETAIL X N LEADS
14
FN7438.1 October 30, 2008
EL9200, EL9201, EL9202
Package Outline Drawing
L12.4x4B
12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 06/08
3.20 4.00 6 PIN 1 INDEX AREA B A PIN #1 INDEX AREA 6 1 2X 2.50 10X 0.50 6 12 X 0.55
4.00
2.40
(4X)
0.15 12 7 0.10 M C A B 4 12 x 0.25
TOP VIEW BOTTOM VIEW
SEE DETAIL "X" ( 3.20)
0.10 C
0.90 MAX
SEATING PLANE 0.08 C
C
SIDE VIEW
3.65
( 2.40 )
C 12 X 0.75
0.2 REF
5
0 . 00 MIN. 0 . 05 MAX. ( 12X 0.25 ) ( 10X 0 . 5 )
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES: 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994. 3. 4. Unless otherwise specified, tolerance : Decimal 0.05 Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
15
FN7438.1 October 30, 2008

▲Up To Search▲

Price & Availability of EL9201IL-T13

	To Download EL9201IL-T13 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .