 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Eureka Technology Product Summary EP300 PowerPC Bus Arbiter FEATURES * Fully supports PowerPCTM 60x bus protocol, include PowerPC 603, 604, 740, 750 and 8260. * Supports up to eight PowerPC bus masters with unlimited slave device support. * Supports two outstanding bus accesses. * Supports address only transfer and address bus retry. * Independent address bus and data bus tenure with separate bus grant and data bus grant. *Option for fixed priority assignment or rotating priority scheme. * Designed for ASIC or programmable logic device implementations in various system environments. * Fully static design with edge triggered flip-flops. * Optimized for Actel SX-A, RTSX-S, AX, and APA product families. DESCRIPTIONS The EP300 PowerPC bus arbiter provides all the necessary functions to arbitrate multiple bus masters directly connected to the PowerPC host bus. The arbiter supports separate address and data bus tenure to realize the high performance allowed by the PowerPC bus architecture. Separate address bus grant and data bus grant signals are provided for each master device on the bus. The arbiter uses sophisticated built-in state machines to coordinate the address bus tenure and the data bus tenure. At any given cycle, up to two simultaneous bus accesses are allowed. Previous master data bus grant Data bus grant One to each device Bus request One from each device Address bus Priority Bus grant One to each device TS# ABB# DBB# TT PowerPC Bus (c) 2003 by Eureka Technology Inc. 4962 El Camino Real, Los Altos, CA 94022, USA Page 1 Tel: 1 650 960 3800 Fax: 1 650 960 3805 http://www.eurekatech.com Eureka Technology EP300 PowerPC Bus Arbiter The EP300 PowerPC bus arbiter comes with the options of rotating priority or fixed priority schemes to meet the requirements for different system environments. Actel Device Utilization Data Family ProASICPlus Axcelerator RTSX-S Device (-speed grade) APA075-STD AX500-3 RT54SX32S-2 SEQ 46 30 46 Utilization COMB 188 112 113 Total 8% 2% 6% RAM Performance 82Mhz 133Mhz 87Mhz (c) 2003 by Eureka Technology Inc. 4962 El Camino Real, Los Altos, CA 94022, USA Page 2 Tel: 1 650 960 3800 Fax: 1 650 960 3805 http://www.eurekatech.com |
Price & Availability of EP300
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |