View XD010-14S-D4F_1337745.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Product Description
Sirenza Microdevices' XD010-14S-D4F 15W power module is a robust 2stage Class A/AB amplifier module for use in GSM and EDGE RF applications. This module is optimized to minimize the EVM at typical operating levels. The power transistors are fabricated using Sirenza's latest, high performance LDMOS process. This unit operates from a single voltage supply and has internal temperature compensation of the bias voltage to ensure stable performance over the full temperature range. It is a drop-in, no-tune solution for medium power applications requiring high efficiency, excellent linearity, and unit-to-unit repeatability. It is internally matched to 50 ohms.
XD010-14S-D4F
925-960 MHz Class A/AB 15W Power Amplifier Module
Functional Block Diagram
Stage 1 Stage 2
Bias Network
Temperature Compensation
* * * * * * * *
4
Product Features
50 W RF impedance 15W Output P1dB Single Supply Operation : Nominally 28V High Gain: 32 dB at 942 MHz High Efficiency: 31% at 942 MHz Robust 8000V ESD (HBM), Class 3B High Peak Power for Lower BER Ultra-low EVM
1
2
3
Applications
RF in VD1 VD2 Case Flange = Ground RF out
* * *
Base Station PA driver Repeater GSM / EDGE
Key Specifications
Symbol Frequency P1dB Gain Gain Flatness IRL Efficiency Linearity Delay Phase Linearity RTH, j-l RTH, j-2 Parameter Frequency of Operation Output Power at 1dB Compression (single tone) Gain at 12W Output Power (CW) Peak-to-Peak Gain Variation Input Return Loss 12W CW Drain Efficiency at 12W CW RMS EVM at 8W EDGE output Peak EVM at 8W EDGE output 3rd Order IMD at 12W PEP (Two Tone) Signal Delay from Pin 1 to Pin 4 Deviation from Linear Phase (Peak-to-Peak) Thermal Resistance Stage 1 (Junction-to-Case) Thermal Resistance Stage 2 (Junction-to-Case) Unit MHz W dB dB dB % % % dBc nS Deg C/W C/W 12 27 Min. 925 10 30 15 32 0.4 18 31 2.5 6.7 -35 2.5 0.5 11 4 -30 35 1.0 Typ. Max. 960
Test Conditions Zin = Zout = 50, VDD = 28.0V, IDQ1 = 230 mA, IDQ2 =158 mA, TFlange = 25C
1625-1675The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any thrid party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved.
303 S. Technology Court, Broomfield, CO 80021
Phone: (800) SMI-MMIC 1
http://www.sirenza.com EDS-102936 Rev E
XD010-14S-D4F 925-960 MHz 15W Power Amp Module
Quality Specifications
Parameter ESD Rating MTTF Human Body Model, JEDEC Document - JESD22-A114-B 85o C Leadframe, 200 C Channel
o
Unit V Hours
Typical 8000 1.2 X 106
Pin Description
Pin # 1 2 3 4 Flange Function RF Input VD1 VD2 RF Output Gnd Description Module RF input. This pin is internally connected to DC ground. Do not apply DC voltages to the RF leads. Care must be taken to protect against video transients that may damage the active devices. This is the drain voltage for the first stage. Nominally +28Vdc This is the drain voltage for the 2nd stage of the amplifier module. The 2nd stage gate bias is temperature compensated to maintain constant quiscent drain current over the operating temperature range. See Note 1. Module RF output. This pin is internally connected to DC ground. Do not apply DC voltages to the RF leads. Care must be taken to protect against video transients that may damage the active devices. Exposed area on the bottom side of the package needs to be mechanically attached to the ground plane of the board for optimum thermal and RF performance. See mounting instructions in application note AN-060 on Sirenza's web site.
Simplified Device Schematic
2 VD1
Temperature
3 VD2
Bias Network RFin 1 Q1
Compensation
Q2
RFout 4
Case Flange = Ground
Absolute Maximum Ratings
Parameters 1st Stage Bias Voltage (VD1 ) 2nd Stage Bias Voltage (VD2) RF Input Power Load Impedance for Continuous Operation Without Damage Output Device Channel Temperature Operating Temperature Range Storage Temperature Range Value 35 35 +20 5:1 +200 -20 to +90 -40 to +100 Unit V V dBm VSWR C C C
Note 1: The internally generated gate voltage is thermally compensated to maintain constant quiescent current over the temperature range listed in the data sheet. No compensation is provided for gain changes with temperature. This can only be accomplished with AGC external to the module. Note 2: Internal RF decoupling is included on all bias leads. No additional bypass elements are required, however some applications may require energy storage on the drain leads to accommodate time-varying waveforms. Note 3: This module was designed to have its leads hand soldered to an adjacent PCB. The maximum soldering iron tip temperature should not exceed 700 C, and the soldering iron tip should not be in direct contact with the lead for longer than 10 seconds. Refer to app note AN060 (www.sirenza.com) for further installation instructions.
Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation see typical setup values specified in the table on page one.
Caution: ESD Sensitive Appropriate precaution in handling, packaging and testing devices must be observed. 303 S. Technology Court Broomfield, CO 80021 Phone: (800) SMI-MMIC 2
http://www.sirenza.com EDS-102936 Rev E
XD010-14S-D4F 925-960 MHz 15W Power Amp Module
Typical Performance Curves
Gain and EVM vs. Output Power and Voltage Freq=942 MHz EDGE, Vdd=24V, 28V, 32V TFlange= 25C 35 30 Gain (dB), EVM (%) 25 20 15 10 5 0 0 2 4 6 Output Power (W) 8 10 12 Gain @ 24 VDC Gain @ 28 VDC Gain @ 32 VDC EVM @ 24 VDC EVM @ 28 VDC EVM @ 32 VDC
Gain and Efficiency vs. Output Power and Temperature Freq=950 MHz EDGE, Vdd=28 V 40 35 Gain (dB), Efficiency (%) 30 25 20 15 10 5 0 0 2 4 6 Output Power (W) 8 10 12 Gain @ -20C Gain @25C Gain @ 90C Efficiency @ -20C Efficiency @ 25C Efficiency @ 90C
Gain, Efficiency, EVM vs. Frequency Output Power= 8 W EDGE, Vdd=28 V TFlange=25C 35 30 25 20 15 10 5 0 920 930 940 950 960 Frequency (MHz) 0 -5 -10 -15 -20 -25 -30 -35 970 Input Return Loss (dB)
EVM and Id vs. Output Power and Temperature Freq=950 MHz EDGE, Vdd=28 V 6 5 4 EVM (%) 3 2 1 0 0 2 4 6 Output Power (W) 8 10 12 1.4 1.2 1 0.8 0.6 0.4 0.2 Id (Amps)
Gain (dB), Efficiency (%), EVM (%)
EVM @-20C EVM @ 90C Id @ 25C
EVM @ 25C Id @ -20C Id @ 90C
Gain Efficiency EVM Input Return Loss
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 3
http://www.sirenza.com EDS-102936 Rev E
XD010-14S-D4F 925-960 MHz 15W Power Amp Module
Test Board Schematic with module connections shown Test Board Bill of Materials
Component PCB J1, J2 J3 C1, C10 C2, C20 C3, C30 C25, C26 C21, C22 C23, C24 Mounting Screws Description Rogers 4350, er=3.5 Thickness=30mils SMA, RF, Panel Mount Tab W / Flange MTA Post Header, 6 Pin, Rectangle, Polarized, Surface Mount Cap, 10mF, 35V, 10%, Tant, Elect, D Cap, 0.1mF, 100V, 10%, 1206 Cap, 1000pF, 100V, 10%, 1206 Cap, 68pF, 250V, 5%, 0603 Cap, 0.1mF, 100V, 10%, 0805 Cap, 1000pF, 100V, 10%, 0603 4-40 X 0.250" Manufacturer Rogers Johnson AMP Kemet Johanson Johanson ATC Panasonic AVX Various
Test Board Layout
To receive Gerber files, DXF drawings, a detailed BOM, and assembly recommendations for the test board with fixture, contact applications support at support@sirenza.com. Data sheet for evaluation circuit (XD010-EVAL) available from Sirenza website.
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 4
http://www.sirenza.com EDS-102936 Rev E
XD010-14S-D4F 925-960 MHz 15W Power Amp Module
Package Outline Drawing
Recommended PCB Cutout and Landing Pads for the D4F Package
Note 3: Dimensions are in inches
Refer to Application note AN-060 "Installation Instructions for XD Module Series" for additional mounting info. App note availbale at at www.sirenza.com
303 S. Technology Court Broomfield, CO 80021
Phone: (800) SMI-MMIC 5
http://www.sirenza.com EDS-102936 Rev E

▲Up To Search▲

Price & Availability of XD010-14S-D4F

	To Download XD010-14S-D4F Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .