View AKD4565_1014756.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ASAHI KASEI
[AKD4565]
AKD4565
Evaluation board Rev.A for AK4565
GENERAL DESCRIPTION AKD4565 is an evaluation board for the 20bit 2ch A/D and D/A converter, AK4565. The AKD4565 can evaluate A/D converter and D/A converter separately in addition to loopback mode (A/D D/A). The A/D section can be evaluated by interfacing with AKM's DAC evaluation boards directly. The AKD4565 has the interface with AKM's ADC evaluation boards. Therefore, it's easy to evaluate the D/A section. The AKD4565 also has the digital audio interface and can achieve the interface with digital audio systems via opt-connector. Ordering guide
AKD4565 --Evaluation board for AK4565 (Cable for connecting with printer port of IBM-AT, compatible PC and control software are packed with this.)
FUNCTION * Compatible with 2 types of interface - Direct interface with AKM's A/D & D/A converter evaluation boards - DIT/DIR with optical input/output * BNC connector for an external clock input * 10pin Header for serial control mode
VA GND VT
LIN RIN LOUT ROUT
JP13 JP14 AK4565
CS8412 (DIR)
Opt In
AK4353 (DIT)
Opt Out
Control Data 10pin Header
Clock Generator
A/D, D/A Data 10pin Header
Figure 1. AKD4565 Block Diagram * Circuit diagram and PCB layout are attached at the end of this manual.
-1-
2002/01
ASAHI KASEI
[AKD4565]
EVALATION BOARD MANUAL Operation sequence
1) Set up the power supply lines. [VA] (orange) = 2.3 3.6V [VT] (orange) = 1.5 3.6V [D2V] (orange) = 1.5 3.6V [D5V] (red) = 3.6 5.0V [AGND] (black) = 0V [DGND] (black) = 0V : for VA of AK4565 (typ. 2.5V) : for VT of AK4565 (typ. 2.5V) : for 74LVC541 (typ. 2.5V) : for logic (typ. 5.0V) : for analog ground : for logic ground
Each supply line should be distributed from the power supply unit. VT and D2V must be same voltage level. 2) Set up the evaluation mode, jumper pins and DIP switches. (See the followings.) 3) Power on. The AK4565 and AK4353(DIT) should be reset once bringing SW1, 2 "L" upon power-up.
Evaluation mode
Applicable Evaluation Mode 1) Evaluation of loopback mode 2) Evaluation of D/A using A/D converted data 3) Evaluation of D/A using DIR (Optical Link) 4) Evaluation of A/D using D/A converted data 5) Evaluation of A/D using DIT (Optical Link) 6) All interface signals including master clock are fed externally.
1) Evaluation of loopback mode. Nothing should be connected to PORT3 and PORT4. In case of using external clock through a BNC connector (J1), select EXT on JP11 (CLK) and short JP12 (XTE). When SDTO0 is connected with SDTI, JP8 (SD0/1) selects SD0 side. When SDTO1 is connected with SDTI, JP8 (SD0/1) selects SD1 side. Does not support DIF1-0 = "01". AK4565 JP3 (X_BCLK) SDTO0/SDTO1 (ADC) SDTI (DAC) 20bit MSB justified 16bit LSB justified 32fs 20bit MSB justified 20bit MSB justified 64fs I2S Compatible I2S Compatible 32fs or 64fs Table 1. AK4565 audio data I/F format and JP3 Setting
JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK JP12 XTE
DIF1 0 1 1
DIF0 0 0 1
JP3 X_BCLK
JP4 LRCK
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT XTL DIR
-2-
2002/01
ASAHI KASEI
[AKD4565]
2) Evaluation of D/A using A/D converted data. It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various AKM's A/D evaluation boards with PORT3. MCLK, BCLK, LRCK and SDTO0/1 are sent from AKD4565 to AKM's D/A evaluation boards. Nothing should be connected to PORT1, PORT4. In case of using external clock through a BNC connector (J1), select EXT on JP11 (CLK) and short JP12 (XTE).
JP3 X_BCLK JP4 LRCK JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK JP12 XTE
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT XTL DIR
3) Evaluation of D/A using DIR. (Optical link) PORT4 (DIR) is used. DIR generates MCLK, BCLK, LRCK and SDATA from the received data through optical connector (TORX176). Used for the evaluation using CD test disk. Nothing should be connected to PORT1 and PORT3. JP3 X_BCLK JP4 LRCK JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK JP12 XTE
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT XTL JP12 XTE XTL DIR
4) Evaluation of A/D using D/A converted data. It is possible to make evaluation in the form of analog inputs and analog outputs by interfacing with various AKM's D/A evaluation boards with PORT3. MCLK, BCLK and LRCK are sent from AKM's D/A evaluation board to AKD4565. Nothing should be connected to PORT4. When SDTO0 is supplied via PORT1, JP8 (SD0/1) selects SD0 side. When SDTO1 is supplied via PORT1, JP8 (SD0/1) selects SD1 side. JP3 X_BCLK JP4 LRCK JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT DIR
-3-
2002/01
ASAHI KASEI
[AKD4565]
5) Evaluation of A/D using DIT. (Optical link) PORT1 (DIT) is used. DIT generates audio bi-phase signal from received data and which is output through optical connector (TOTX176). It is possible to connect AKM's D/A converter evaluation boards on the digital-amplifier which equips DIR input. Nothing should be connected PORT3 and PORT4. In case of using external clock through a BNC connector (J1), select EXT on JP11 (CLK) and short JP12 (XTE). When SDTO0 is supplied via PORT1, JP8 (SD0/1) selects SD0 side. When SDTO1 is supplied via PORT1, JP8 (SD0/1) selects SD1 side. JP3 X_BCLK JP4 LRCK JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK JP12 XTE
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT XTL JP12 XTE XTL DIR
6) All interfacing signals (MCLK, BCLK, LRCK) are fed from the external circuit through PORT3. Under the following set up, all external signals needed for the AK4565 to operate could be fed through PORT3. In case of interfacing external sources to D/A converter, JP7 (SDTO) should be open. And in case of using A/D data to externally, JP9 (SDTI) is set ADC side. When JP9 (SDTI) is open, the A/D data can be output from the PORT3, if JP7 (SDTO) is short. JP3 X_BCLK JP4 LRCK JP5 BCLK JP9 SDTI JP10 DIR JP11 CLK
32fs
64fs
ADC
DIR
ADC
DIR
ADC
DIR
VD
GND EXT DIR
-4-
2002/01
ASAHI KASEI
[AKD4565]
DIP Switch set up
[SW3] (MODE): Setting evaluation mode of CS8412(DIR) ON is "1", OFF is "0". AK4565 SW3 MODE DIF1 DIF0 M0 M1 M2 0 0 16bit LSB justified 1 0 1 0 1 20bit LSB justified N/A 1 0 20bit MSB justified 0 0 0 1 1 I2S Compatible 0 1 0 Table 2. AK4565 audio data I/F format and SW3 and JP6 Setting SW3 and AK4565 format must be the same audio data format. JP6 THR INV THR
Other jumper pins set up
1. JP1 (GND) : Analog ground and Digital ground OPEN : Separated. SHORT : Common. (The connector "DGND" can be open.) 2. JP2 (VT) : D2V and VT OPEN : Separated. SHORT : Common. (The connector "VT" can be open.) 3. JP6 (PHASE) : Phase of BCLK using DIR THR : BCLK is coincides with AK4565. (16bit LSB justified and I2S compatible for DAC.) INV : BCLK is inverted. (20bit MSB justified for DAC.) 4. JP7 (SDTO) : When JP9 (SDTI) is open, the A/D data can be output from the PORT3. *Always open. When evaluation mode is "6)", JP7 can be short. 5. JP8 (SD0/1) : Select SDTO0 or SDTO1 SD0 : Select SDTO0. SD1 : Select SDTO1.
The function of the toggle SW
Upper-side is "H" and lower-side is "L". [SW1] (PDN): Power down of the AK4565. Keep "H" during normal operation. [SW2] (DIT): Power down of the AK4353. Keep "H" during normal operation.
Indication for LED
[LED1] (VERF): Monitor VERF pin of the CS8412. LED turns on when some error has occurred to the CS8412.
[LED2] (PREM): Indicate whether the input data of the CS8412 is pre-emphasized or not.
-5-
2002/01
ASAHI KASEI
[AKD4565]
Serial Control
The AK4565 can be controlled via the printer port (parallel port) of IBM-AT compatible PC. Connect PORT2 (CTRL) with PC by 10 wire flat cable packed with the AKD4565.
Connect PC
CSN CCLK CDTI
AKD4565
10 wire flat cable
10pin Connector
10pin Header
Figure 2. Connect of 10-wire flat cable
-6-
2002/01
ASAHI KASEI
[AKD4565]
Input / Output circuits & Set-up jumper pin for Input / Output circuits
(1) Input circuits
J2 LIN C37 10u INTL1 C38 10u INTL0 C39 10u EXTL C41 10u LIN + + + +
JP13
R34 560
INT1 INT0 EXT LIN
LIN
J4 RIN
JP14
R38 560
INT1 INT0 EXT RIN
C42 10u INTR1 C44 10u INTR0 C45 10u EXTR C46 10u RIN + + + +
RIN
Figure 3. LIN/RIN Input circuits
1. Analog signal is input to INTL1 and INTR1 pins via J2 and J4 connectors. JP13 LIN INT1 INT0 EXT LIN JP14 RIN INT1 INT0 EXT RIN
2. Analog signal is input to INTL0 and INTR0 pins via J2 and J4 connectors. JP13 LIN INT1 INT0 EXT LIN JP14 RIN INT1 INT0 EXT RIN
-7-
2002/01
ASAHI KASEI
[AKD4565]
3. Analog signal is input to EXTL and EXTR pins via J2 and J4 connectors. JP13 LIN INT1 INT0 EXT LIN JP14 RIN INT1 INT0 EXT RIN
4. Analog signal is input to LIN and RIN pins via J2 and J4 connectors. JP13 LIN INT1 INT0 EXT LIN (2) Output circuits Analog signal is output to LOUT and ROUT pins via J3 and J5 connectors.
R35 220 J3 LOUT
JP14 RIN INT1 INT0 EXT RIN
LOUT C40 22u R36 10k
+
ROUT C43 22u R39 10k
Figure 4. LOUT/ROUT output circuits
* AKM assumes no responsibility for the trouble when using the above circuit examples.
-8-
+
R37 220
J5 ROUT
2002/01
ASAHI KASEI
[AKD4565]
CONTROL SOFTWARE MANUAL Set-up of evaluation board and control software
1. Set up the AKD4565 according to previous term. 2. Connect IBM-AT compatible PC with AKD4565 by 10-line type flat cable (packed with AKD4565). Take care of the direction of 10pin header. (This control software does not operate on Windows NT, therefore please operate it on Windows95/98.) 3. Insert the floppy-disk labeled "AKD4565 Control Program ver 1.0" into the floppy-disk drive. 4. Access the floppy-disk drive and double-click the icon of "AKD4565.exe" to set up the control program. 5. Then please evaluate according to the follows.
Operation flow
Keep the following operation flow. 1. Set up the control program according to explanation above. 2. Click "Port Setup" button. 3. Click "Write default" button. 4. Set up evaluation mode of AK4353. 5. Then set up the dialog and input data.
Explanation of each buttons
(1) AK4565 control 1. [Port Setup] : 2. [Write default] : 3. [Read]: 4. [Function1] : 5. [Function2] : 6. [Write] : (2) AK4353 control 1. [MSB] : 2. [LSB] : 3. [I2S] : MSB justified for DIT mode in AK4353. LSB justified for DIT mode in AK4353. When the AK4565 is selected to 20bit MSB justified and BICK=32fs, this mode is used. I2S compatible for DIT mode in AK4353. Set up the printer port. Initialize the register of AK4565. Dialog to read data by keyboard operation. Dialog to write data by keyboard operation. Dialog to evaluate IPGA. Dialog to write data by mouse operation.
Note 1. Evaluation mode of AK4353 and AK4565 is the same mode. For example, when the AK4565 is evaluated by I2S compatible mode in audio data I/F format, please click "I2S" button. Note 2. The default of AK4353 is MCLK=256fs and I2S compatible mode. Note 3. MCLK of AK4353 is fixed to 256fs.
-9-
2002/01
ASAHI KASEI
[AKD4565]
Explanation of each dialog
1. [Read Dialog] : Address Box: Dialog to write data by keyboard operation Input register address in 2 figures of hexadecimal.
If you want to write the input data to AK4565, click "OK" button. If not, click "Cancel" button. 2. [Function1 Dialog] : Address Box: Data Box: Dialog to write data by keyboard operation
Input register address in 2 figures of hexadecimal. Input register data in 2 figures of hexadecimal.
If you want to write the input data to AK4565, click "OK" button. If not, click "Cancel" button. 3. [Function2 Dialog] : Dialog to evaluate IPGA
This dialog corresponds to only addr=07H. Address Box: Input register address in 2 figures of hexadecimal. Start Data Box: Input start data in 2 figures of hexadecimal. End Data Box: Input end data in 2 figures of hexadecimal. Interval Box: Data is written to AK4565 by this interval. Step Box: Data changes by this step. Mode Select Box: If you check this check box, data reaches end data, and returns to start data. [Example] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 09 08 07 06 05 04 03 02 01 00 If you do not check this check box, data reaches end data, but does not return to start data. [Example] Start Data = 00, End Data = 09 Data flow: 00 01 02 03 04 05 06 07 08 09 If you want to write the input data to AK4565, click "OK" button. If not, click "Cancel" button.
4. [Write Dialog] : Dialog to write data by mouse operation There are dialogs corresponding to each register. Click the "Write" button corresponding to each register to set up the dialog. If you check the check box, data becomes "H" or "1". If not, "L" or "0". If you want to write the input data to AK4565, click "OK" button. If not, click "Cancel" button.
Indication of data
Input data is indicated on the register map. Red letter indicates "H" or "1" and blue one indicates "L" or "0". Blank is the part that is not defined in the datasheet.
Attention on the operation
If you set up Function1 or Function2 dialog, input data to all boxes. Attention dialog is indicated if you input data or address that is not specified in the datasheet or you click "OK" button before you input data. In that case set up the dialog and input data once more again. These operations does not need if you click "Cancel" button or check the check box.
- 10 -
2002/01
ASAHI KASEI
[AKD4565]
MEASUREMENT RESULTS
[Measurement condition] * Measurement unit: Audio Precision, System Two * MCLK : 256fs * BCLK : 64fs * fs : 48kHz * Bit : 20bit * Power Supply : VA=VD=VT=2.5V * Interface : DIR/DIT * Temperature : Room [Measurement Results] Parameter ADC Analog Input Characteristics S/(N+D) (-2.0dB Input) Input Pin INTL0 / INTR0 INTL1 / INTR1 EXTL / EXTR LIN / RIN INTL0 / INTR0 INTL1 / INTR1 EXTL / EXTR LIN / RIN INTL0 / INTR0 INTL1 / INTR1 EXTL / EXTR LIN / RIN INTL0 / INTR0 INTL1 / INTR1 EXTL / EXTR LIN / RIN Result (Lch / Rch) 86.2 / 86.2 86.1 / 86.2 86.2 / 86.1 85.7 / 85.7 88.8 / 88.9 88.8 / 88.9 88.7 / 88.8 88.3 / 88.3 88.8 / 88.9 88.6 / 88.8 88.7 / 88.9 88.3 / 88.2 110.7 / 110.0 110.2 / 110.3 110.4 / 110.5 107.0 / 108.0 88.5 / 88.5 91.9 / 91.5 92.5 / 92.7 108.1 / 107.9 Unit dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB
D-Range
(A-weighted)
S/N
(A-weighted)
Interchannel Isolation
DAC Analog Output Characteristics S/(N+D) D-Range (A-weighted) S/N (A-weighted) Interchannel Isolation
- 11 -
2002/01
ASAHI KASEI
[AKD4565]
[ADC Plot]
AKM
-60 -64 -68 -72 -76 -80 -84 -88 -92 -96 -100 20
AK4565 ADC THD+N vs. fin (fs=48kHz,-2dBFS input)
d B F S
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 5. THD+N vs. Input Frequency
AKM
-60 -64 -68 -72 d B F S -76 -80 -84 -88 -92 -96 -100 -120
AK4565 ADC T HD+N vs. Input Level ( fs=48kHz, fin=1kHz)
-108.05
-96.1
-84.15
-72.2
-60.25 dBr
-48.3
-36.35
-24.4
-12.45
-0.5
Figure 6. THD+N vs. Input Level
- 12 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
A K 4 5 6 5 A D C C rosstalk (fs=48kHz,fin=1kHz, -2dBFS Input) Upper@1kHz; Lch--->Rch, Lower@1kHz; Rch---->Lch
-70 -75 -80 -85 -90 -95
d B
-100 -105 -110 -115 -120 -125 -130 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 7. Crosstalk
AKM
+0
AK4565 ADC Linearity (fs=48kHz, fin=1kHz)
-20
-40
d B F S
-60
-80
-100
-120
-140 -140
-130
-120
-110
-100
-90
-80
-70 dBr
-60
-50
-40
-30
-20
-10
+0
Figure 8. Linearity
- 13 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
-1.5 -1.6 -1.7 -1.8 -1.9 -2 -2.1 -2.2 -2.3 -2.4
AK4565 ADC Frequency Response (fs=48kHz,-2dBFS Input)
d B F S
20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 9. Frequency Response
AKM
AK4565 ADC FFT (fs=48kHz, fin=1kHz, -2dBr Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60
d B F S
-80 -100 -120 -140 -160 -180 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 10. FFT plot
- 14 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
AK4565 ADC FFT (fs=48kHz, fin=1kHz, -60dBr Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60
d B F S
-80 -100 -120 -140 -160 -180 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 11. FFT plot
AKM AK4565 ADC FFT (No signal Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60 d B F S -80 -100 -120 -140 -160 -180 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 12. FFT plot
- 15 -
2002/01
ASAHI KASEI
[AKD4565]
[DAC Plot]
AKM AK4565 DAC T HD+N vs. Input Frequency (fs=48kHz, input level=0dBFS)
-60 -65 -70 -75 -80 -85 -90 -95
d B r A
-100 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 13. THD+N vs. Frequency
AKM AK4565 DAC THD+N vs. Input Lever (fs=48kHz, fin=1kHz)
-60 -64 -68 -72 d B r A -76 -80 -84 -88 -92 -96 -100 -140
-130
-120
-110
-100
-90
-80
-70 dBFS
-60
-50
-40
-30
-20
-10
+0
Figure 14. THD+N vs. Input Level
- 16 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
A K 4 5 6 5 D A C C rosstalk (fs=48kHz, Input Level=0dB) Upper@1kHz Lch--->Rch, Lower@1kHz Rch--->Lch
-60 -65 -70 -75 -80 -85
d B
-90 -95 -100 -105 -110 -115 -120 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 15. Crosstalk
AKM
+0
AK4565 DAC Linearity ( fs=48kHz, fin=1kHz)
-20
-40 d B r A
-60
-80
-100
-120
-140 -120
-110
-100
-90
-80
-70
-60 dBFS
-50
-40
-30
-20
-10
+0
Figure 16. Linearity
- 17 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
AK4565 DAC Frequency Response (fs=48kHz, Input Level=0dB)
+1 +0.8 +0.6 +0.4 d B r A +0.2 -0 -0.2 -0.4 -0.6 -0.8 -1 2k 4k 6k 8k 10k Hz 12k 14k 16k 18k 20k
Figure 17. Frequency Response
AKM AK4565 DAC FFT (fs=48kHz, fin=1kHz, 0dBFS Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60 d B r A -120 -140 -160 -180 20 -80 -100
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 18. FFT plot
- 18 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
AK4565 DAC FFT (fs=48kHz, fin=1kHz, -60dBFS Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60
d B r A
-80 -100 -120 -140 -160 -180 20
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 19. FFT plot
AKM AK4565 DAC FFT (No d ata Input) FFT point=16384, Avg=8, window=Equiripple
+0 -20 -40 -60 d B r A -120 -140 -160 -180 20 -80 -100
50
100
200
500 Hz
1k
2k
5k
10k
20k
Figure 20. FFT plot
- 19 -
2002/01
ASAHI KASEI
[AKD4565]
AKM
AK4565 DAC FFT (Out-band-noise) FFT points=16384, Avg=8, widow=Equiripple
+0 -10 -20 -30 -40 -50 -60 -70
d B r A
-80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 100
200
500
1k
2k Hz
last.at2c
5k
10k
20k
50k
100k
Figure 21. FFT plot (Out-of-band Noise)
- 20 -
2002/01
A
B
C
D
E
DGND
JP1 GND
AGND
E
E
U1
LOUT
1
LOUT
PDN
28
U2 R1 51
11 Y8 A8 9
ROUT
2
ROUT
CCLK
27
PDN
R2 INTL1
3 INTL1 CSN 26
51
12 Y7 A7 8
CCLK
R3 INTR1
D
51
13 Y6 A6 7
4
INTR1
CDTI
25
CSN
D
R4 INTL0
5 INTL0 CDTO 24
51
14 Y5 A5 6
CDTI
R5 INTR0
6 INTR0 BCLK 23
51
CDTO
15 Y4 A4 5
BCLK
R6 EXTL
7 EXTL MCLK 22
51
16 Y3 A3 4
MCLK
R7 EXTR
8 EXTR LRCK 21
51
17 Y2 A2 3
LRCK
R8 LIN
9 LIN SDTI 20
51
18 Y1 A1 2
SDTI
11
VCOM
SDTO0
18
SDTO0 D2V
C3 2.2u C6 10u
+ C4 0.1u
12 AGND VT 17
C7 0.1u
13 VA DGND 16
C8 0.1u C9 0.1u
14 VREF VD 15
+ C5 10u + C10 10u
VA L2
B
AK4565
1 2
C11 47u
+
(short)
R9 10
1
2
L3 10u
2
VT
JP2 VT 2VD +
C12 47u
1
3
1
A
2
A
B
C
+
1
C
RIN
10
RIN
SDTO1
19
SDTO1
C1 47u
2
C2 0.1u
10
GND
G2
19
C
20
VCC
G1
1
L1 10u 74LVC541
+
2VD
VD
B
D1 1S1588
R10 10k
1
U3A
2
3
U3B
4
PDN
L
H SW1 PDN C13 0.1u
74HC14
74HC14
A
Title Size Document Number
AKD4565
AK4565
Sheet
E
Rev
A3
Date:
D
A 1
of
Friday, October 26, 2001
3
A
B
C
D
E
VD PORT1
5 6 5 6 IN VCC IF GND 4 3 2 1
VD
E
VD
DIT
R11 1k
C14 0.1u
E
R12 10k
2
R13 10k
R14 10k
R15 1k
D2 1S1588
1
R16 10k
5
U3C 74HC14
6 9
U3D 74HC14
8
R17 470 C16 0.1u C15 10u + U4
1 2 3 4 5 6 7 8 9 10 11 12 MCKO TX DVDD DVSS MCKI BICK SDTI LRCK PDN CSN SCL/CCLK SDA/CDTI DZF NC AVDD AVSS VCOM AOUTL AOUTR CAD0 CAD1 I2C TTL TST 24 23 22 21 20 19 18 17 16 15 14 13
R18 5.1
CSN VD R19 470 CCLK C18 0.1u C19 + 10u + C21 10u PORT2
10 9 8 7 6 1 2 3 4 5
3
1
L
H SW2 DIT
C17 0.1u
CSN CCLK CDTI CDTO
R20 470 CDTI R21 51
2
2
U5A SN74LVC07A
1
CTRL
CDTO
D
D
SDTO
C20 0.1u
R22 51 R23 51
AK4353 CDTI CCLK U6
10 11 CLK RST Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q12 9 7 6 5 3 2 4 13 12 14 15 1
VD 64fs + C22 47u
X_LRCK DIR_LRCK
ADC DIR
JP4 LRCK
R24 51 CSN
JP3 X_BCLK X_BCLK
C23 0.1u
C24 0.1u
C25 0.1u
C
X_BCLK
ADC DIR
JP5 BCLK SDTO
fs
32fs
for 74HCU04, 74HC14, 74HC4040 X_LRCK
C
74HC4040
VD C26 0.1u R25 1k R26 1k
4
2VD
THR JP6 PHASE INV
10
BCLK LRCK U3E 74HC14
11
MCLK BCLK LRCK SDTI ROM
PORT3
1 2 3 4 5 10 9 8 7 6 SDTO
JP7 SDTO ADC
for SN74LVC07A
ROM R27 10k
VD
JP9 SDTI SDTI
SD0 JP8 SD0/1
U5B SN74LVC07A
3
SDTO0
DIR DIR_BCLK JP10 DIR R28 1k VD
1
U5C SN74LVC07A
6 5
VD
SD1
SDTO1
B
B
GND
VD
1
LED1
2
R29 1k
12
U3F 74HC14
13
MCLK X1 JP11 CLK DIR EXT XTL
2 1
VERF
1
L4
2
12.288MHz R30 1M U8A
3 2 1
10u L5 47u
1
LED2 PREM
2
6 5
6 5
GND VCC GND OUT
4 3 2 1
2
PORT4
R31 1k
U7
1 2 3 4 5 6 7 8 9 10 11 12 13 14 C Cd/F1 Cc/F0 Cb/E2 Ca/E1 C0/E0 VD+ DGND RXP RXN FSYNC SCK CS12/FCK U VERF Ce/F2 SDATA ERF M1 M0 VA+ AGND FILT MCK M2 M3 SEL CBL 28 27 26 25 24 23 22 21 20 19 18 17 16 15
+
C27 10u
4
U8B 74HCU04
JP12 XTE
DIR
A
C31 0.1u
+ C32 10u
M0
M1
C28 0.1u
74HCU04 C29 (open)
C30 (open)
C33 0.01u DIR_LRCK DIR_BCLK
C35 0.1u C36 0.01u
M2
R32 1k
C34 47n
6
U8C
5
J1 EXT
Title
A
CS8412
74HCU04
R33 51
AKD4565
Document Number
Size
A3
Date:
B C D
Interface
Sheet
E
Rev
A 2
of
Friday, October 26, 2001
3
A
A
B
C
D
E
E
E
J2 LIN
JP13
R34 560
D
INT1 INT0 EXT LIN
C37 10u INTL1 C38 10u INTL0 + C39 10u EXTL C41 10u LIN + LOUT C40 22u R36 10k + R35 220 J3 LOUT
D
+
LIN
+
J4 RIN
JP14
C
R38 560
INT1 INT0 EXT RIN
C42 10u INTR1 C44 10u INTR0 C45 10u EXTR C46 10u RIN + + + ROUT C43 22u R39 10k + +
R37 220
J5 ROUT
C
RIN
VD SW3
1 2 3 6 5 4
B
M2 M1 M0
U8D 74HCU04
8 9 8
U5D SN74LVC07A
9 11
U5E SN74LVC07A
10
B
MODE
RP1
3 2 1
U8E 74HCU04 M2 M1 M0
10 11 12
U5F SN74LVC07A
13
47k
12
U8F 74HCU04
13
A
A
Title Size Document Number
AKD4565
Input/Output
Sheet
E
Rev
A3
Date:
A B C D
A 3
of
Friday, October 26, 2001
3
IMPORTANT NOTICE * These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., Ltd. (AKM) sales office or authorized distributor concerning their current status. * AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein. * Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. * AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here: a. A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. b. A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. * It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.

▲Up To Search▲

Price & Availability of AKD4565

	To Download AKD4565 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .