 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 D D D D D D D EPICTM (Enhanced-Performance Implanted CMOS) Process Operating Range 2-V to 5.5-V VCC Contain Six Flip-Flops With Single-Rail Outputs Applications Include: - Buffer/Storage Registers - Shift Registers - Pattern Generators Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 22 - 2000-V Human-Body Model (A114-A) - 200-V Machine Model (A115-A) - 1000-V Charged-Device Model (C101) Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs SN54AHC174 . . . J OR W PACKAGE SN74AHC174 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW) CLR 1Q 1D 2D 2Q 3D 3Q GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC 6Q 6D 5D 5Q 4D 4Q CLK SN54AHC174 . . . FK PACKAGE (TOP VIEW) 1D 2D NC 2Q 3D 4 5 6 7 8 3 2 1 20 19 18 17 16 15 14 9 10 11 12 13 1Q CLR NC VCC 6Q 6D 5D NC 5Q 4D NC - No internal connection D X H L X OUTPUT Q L H L Q0 Copyright (c) 2000, Texas Instruments Incorporated The 'AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input and are designed for 2-V to 5.5-V VCC operation. Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output. The SN54AHC174 is characterized for operation over the full military temperature range of -55C to 125C. The SN74AHC174 is characterized for operation from -40C to 85C. FUNCTION TABLE (each flip-flop) INPUTS CLR L H H H CLK X L Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments Incorporated. UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3Q GND NC CLK 4Q description 1 SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 logic symbol CLR CLK 1D 2D 3D 4D 5D 6D 1 9 3 4 6 11 13 14 R C1 1D 2 5 7 10 12 15 1Q 2Q 3Q 4Q 5Q 6Q This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages. logic diagram (positive logic) CLR 1 CLK 1D 9 3 1D C1 R 2 1Q To Five Other Channels Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages. 2 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to 7 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73C/W DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82C/W DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120C/W N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51. recommended operating conditions (see Note 3) SN54AHC174 MIN VCC VIH Supply voltage High-level input voltage VCC = 2 V VCC = 3 V VCC = 5.5 V VCC = 2 V VIL VI VO IOH Low-level input voltage Input voltage Output voltage High-level output current VCC = 2 V VCC = 3.3 V 0.3 V VCC = 5 V 0.5 V VCC = 2 V IOL Low-level output current VCC = 3.3 V 0.3 V VCC = 5 V 0.5 V VCC = 3.3 V 0.3 V VCC = 5 V 0.5 V VCC = 3 V VCC = 5.5 V 0 0 2 1.5 2.1 3.85 0.5 0.9 1.65 5.5 VCC -50 -4 -8 50 4 8 100 20 0 0 MAX 5.5 SN74AHC174 MIN 2 1.5 2.1 3.85 0.5 0.9 1.65 5.5 VCC -50 -4 -8 50 4 8 100 20 V V V V MAX 5.5 UNIT V mA mA mA mA ns / V Dt/Dv Input transition rise or fall rate TA Operating free-air temperature -55 125 -40 85 C NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 3 SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC 2V IOH = -50 mA VOH IOH = -4 mA IOH = -8 mA IOL = 50 mA VOL IOL = 4 mA II ICC Ci IOL = 8 mA VI = VCC or GND VI = VCC or GND, VI = VCC or GND IO = 0 3V 4.5 V 3V 4.5 V 2V 3V 4.5 V 3V 4.5 V 0 V to 5.5 V 5.5 V 5V 1.7 MIN 1.9 2.9 4.4 2.58 3.94 0.1 0.1 0.1 0.36 0.36 0.1 4 10 TA = 25C TYP MAX 2 3 4.5 SN54AHC174 MIN 1.9 2.9 4.4 2.48 3.8 0.1 0.1 0.1 0.5 0.5 1* 40 MAX SN74AHC174 MIN 1.9 2.9 4.4 2.48 3.8 0.1 0.1 0.1 0.44 0.44 1 40 10 V V MAX UNIT mA mA pF * On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V. timing requirements over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted) TA = 25C MIN MAX tw tsu th Pulse duration Setup time before CLK Hold time, data after CLK CLR low CLK high or low Data CLR inactive 5 5 5 3 0 SN54AHC174 MIN 5 5 6 3 0 MAX SN74AHC174 MIN 5 5 6 3 0 MAX UNIT ns ns ns timing requirements over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) TA = 25C MIN MAX tw tsu th Pulse duration Setup time before CLK Hold time, data after CLK CLR low CLK high or low Data CLR inactive 5 5 4.5 2.5 0.5 SN54AHC174 MIN 5 5 4.5 2.5 0.5 MAX SN74AHC174 MIN 5 5 4.5 2.5 0.5 MAX UNIT ns ns ns PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. 4 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 switching characteristics over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER fmax tPHL tPLH tPHL tPHL tPLH tPHL CLR CLK CLR CLK Any Q Any Q Any Q Any Q FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE CL = 15 pF CL = 50 pF CL = 15 pF CL = 15 pF CL = 50 pF CL = 50 pF MIN 95* 55 TA = 25C TYP MAX 170* 130 4.5* 5.8* 5.8* 6 7.5 7.5 11.4* 11* 11* 14.9 14.5 14.5 1.5** SN54AHC174 MIN 80* 50 1* 1* 1* 1 1 1 13.5* 13* 13* 17 16.5 16.5 MAX SN74AHC174 MIN 80 50 1 1 1 1 1 1 13.5 13 13 17 16.5 16.5 1.5 MAX UNIT MHz ns ns ns ns ns tsk(o) CL = 50 pF * On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply. switching characteristics over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER fmax tPHL tPLH tPHL tPHL tPLH tPHL CLR CLK CLR CLK Any Q Any Q Any Q Any Q FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE CL = 15 pF CL = 50 pF CL = 15 pF CL = 15 pF CL = 50 pF CL = 50 pF TA = 25C MIN TYP MAX 130* 90 240* 180 3* 4.1* 4.1* 4.2 5.5 5.5 7.6* 7.2* 7.2* 9.6 9.2 9.2 1** SN54AHC174 MIN 110* 80 1* 1* 1* 1 1 1 9* 8.5* 8.5* 11 10.5 10.5 MAX SN74AHC174 MIN 110 80 1 1 1 1 1 1 9 8.5 8.5 11 10.5 10.5 1 MAX UNIT MHz ns ns ns ns ns tsk(o) CL = 50 pF * On products compliant to MIL-PRF-38535, this parameter is not production tested. ** On products compliant to MIL-PRF-38535, this parameter does not apply. operating characteristics, TA = 25C PARAMETER Cpd Power dissipation capacitance TEST CONDITIONS No load, f = 1 MHz TYP 15.2 UNIT pF PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 5 SN54AHC174, SN74AHC174 HEX D-TYPE FLIP-FLOPS WITH CLEAR SCLS425E - JUNE 1998 - REVISED JANUARY 2000 PARAMETER MEASUREMENT INFORMATION RL = 1 k S1 VCC Open GND From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain S1 Open VCC GND VCC LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS VCC Timing Input tw VCC tsu Data Input 0V 50% VCC 50% VCC th 0V VCC 50% VCC 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VCC VCC 50% VCC tPZL 50% VCC tPZH Output Waveform 2 S1 at GND (see Note B) 50% VCC 50% VCC 0V tPLZ VCC VOL + 0.3 V tPHZ VOH - 0.3 V VOH 0 V VOL Input 50% VCC 50% VCC VOLTAGE WAVEFORMS PULSE DURATION Input tPLH In-Phase Output tPHL Out-of-Phase Output 50% VCC 50% VCC 0V tPHL Output Control 50% VCC VOH 50% VCC VOL tPLH Output Waveform 1 S1 at VCC (see Note B) 50% VCC VOH 50% VCC VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr 3 ns, tf 3 ns. D. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 655303 * DALLAS, TEXAS 75265 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof. Copyright (c) 2000, Texas Instruments Incorporated |
Price & Availability of SCLS425E
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |