 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| a FEATURES 1000 MHz Toggle Rate Driver/Comparator/Active Load and Dynamic Clamp Included Inhibit Mode Function 100-Lead LQFP Package with Built-In Heat Sink Driver 48 Output Resistance 800 ps Tr/Tf for a 3 V Step Comparator 1.1 ns Propagation Delay at 3 V Load 40 mA Voltage Programmable Current Range 50 ns Settling Time to 15 mV APPLICATIONS Automatic Test Equipment Semiconductor Test Systems Board Test Systems Instrumentation and Characterization Equipment VCC VH VTERM DATA DATAB IOD IODB RLD RLDB VL PWRD HCOMP VCCO QH QHB VCC High-Speed Dual Pin Electronic AD53522 FUNCTIONAL BLOCK DIAGRAM VCC VEE VEE VEE AD53522 VCH VHDCPL DRIVER OUT VLDCPL VCL COMPARATOR QL QLB PRODUCT DESCRIPTION LCOMP The AD53522 is a complete, high-speed, single-chip solution that performs the pin electronics functions of driver, comparator, and active load (DCL) for ATE applications. In addition, the driver contains a dynamic clamp function and the active load contains an integrated Schottky diode bridge. The driver is a proprietary design that features three active states: Data High Mode, Data Low Mode, and Term Mode, as well as an Inhibit State. In conjunction with the integrated dynamic clamp this facilitates the implementation of a high-speed active termination. The output voltage range is -0.5 V to +6.5 V to accommodate a wide variety of test devices. The dual comparator, with an input range equal to the driver output range, features PECL compatible outputs. Signal tracking capability is in the range of 3 V/ns. The active load can be set for up to 40 mA load current. IOH, IOL, and the buffered VCOM are independently adjustable. On-board Schottky diodes provide high-speed switching and low capacitance. Also included on the chip is an on-board temperature sensor that gives an indication of the silicon surface temperature of the DCL. This information can be used to measure JC and JA VCOM IOLC IOXRTN V/I +1 VCOM_S ACTIVE LOAD PROT_LO INHL INHLB IOHC V/I 1.0 A/K DR_GND GND_ROT PWRGND 9 HQGND THERMSTART PROT_HI THERM* *ONLY 1 (ONE) THERM PER DEVICE or flag an alarm if proper cooling is lost. Output from the sensor is a current sink that is proportional to absolute temperature. The gain is trimmed to a nominal value of 1.0 A/k. As an example, the output current can be sensed by using a 10 k resistor connected from 10 V to the THERM (IOUT) pin. A voltage drop across the resistor will be developed that equals: 10 k x 1 A/k = 10 V/k = 2.98 V at room temperature. REV. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2002 AD53522-SPECIFICATIONS DRIVER1 (T = 85 C J 5 C, +VS = +10.5 V 1%, -VS = -4.5 V Conditions 1%, VCCO = 3.3 V unless otherwise noted.) Min Typ2 Max Unit Spec3 Perf Spec No. Parameter 1 2 3 4 DIFFERENTIAL INPUT CHARACTERISTICS (DATA to DATAb, IOD to IODb, RLD to RLDb) Voltage Range Note: Inputs are from Same Logic Type Family Differential Voltage with Note: AC Tests Performed LVPECL levels Bias Current VIN = 1.5 V, 2.5 V REFERENCE INPUTS Bias Currents OUTPUT CHARACTERISTICS Logic High Range Max Value Measured During Linearity Tests Data = H, VH = -0.4 V to +6.5 V, Vl = -0.5 V (VT = 0 V, VH meets test 20, 21, and 22 specs) Data = L, VL = -0.5 V to +6.4 V, VH = 6.5 V (VT = 0 V, VL meets test 30, 31, and 32 specs) VL = -0.05 V, VH = +0.05 V, VT = 0 V and VL = -0.5 V, VH = +6.5 V, VT = 0 V Data = H, VH = 0 V, VL = -0.5 V, VT = +3 V Data = H, VH = -0.4 V to +6.5 V, VL = -0.5 V, VT = +3 V Data = H, VH = -0.4 V to +6.5 V, VL = -0.5 V, VT = +3 V Data = L, VL = 0 V, VH = 6.5 V, VT = 3 V Data = L, VL = -0.5 V to +6.4 V, VH = +6.5 V, VT = +3 V Data = L, VL = -0.5 V to +6.4 V, VH = +6.5 V, VT = +3 V VL = 0 V, VH = 5 V, VT = 0 V VL = -0.5 V, VT = 0 V, IOUT = +1, +30 mA VL = -0.5 V, VT = 0 V, IOUT = -1, -30 mA VH = +6.5 V, VT = 0 V, IOUT = +1, +30 mA VH = +6.5 V, VT = 0 V, IOUT = -1, -30 mA VL = 0 V, VT = 0 V, IOUT = -30 mA (Trim Point) Cbyp = 39 nF, VH = +6.5 V, VL = -0.5 V, VT = 0 V Output to -0.5 V, VH = +6.5 V, VL = -0.5 V, VT = 0 V, DATA = H Output to +6.5 V, VH = +6.5 V, VL = -0.5 V, VT = 0 V, DATA = L 0 400 -250 -50 600 +3.3 1000 +250 +50 V mV A A N P P P 10 -0.4 +6.5 V P 11 Logic Low Range -0.5 +6.4 V P 12 Amplitude [VH-VL] +0.1 +7.0 V P 20 21 22 30 31 32 33 40 41 42 43 44 50 51 52 ABSOLUTE ACCURACY VH Offset VH Gain Error Linearity Error VL Offset VL Gain Error Linearity Error Offset Temperature Coefficient OUTPUT RESISTANCE VH = -0.3 V VH = +6.5 V VL = -0.5 V VL = +6.4 V VH = +2.5 V Dynamic Current Limit Static Current Limit Static Current Limit -50 -0.3 -5 -50 -0.3 -5 0.5 +46 +46 +46 +46 +47.5 +100 -120 +60 +50 +0.3 +5 +50 +0.3 +5 mV % of VH mV mV % of VL mV mV/C P P P P P P N N P P N P N P P +50 +50 +50 +50 mA -60 +120 mA mA -2- REV. 0 AD53522 Spec No. 60 Parameter VTERM Voltage Range Conditions TERM MODE, VTERM = -0.3 V to +6.3 V, VL = 0 V, VH = +3 V (VTERM meets test 61, 62, and 63 specs) TERM MODE, VTERM = 0 V, VL = 0 V, VH = 3 V TERM MODE, VTERM = -0.3 V to +6.3 V, VL = 0 V, VH = +3 V TERM MODE, VTERM = -0.3 V to +6.3 V, VL = 0 V, VH = +3 V VTERM = 0 V, VL = 0 V, VH = 3 V IOUT = +30 mA, -1 mA, VTERM = -0.3 V, VH = 3 V, VL = 0 V IOUT = -30 mA, +1 mA, VTERM = +6.3 V, VH = 3 V, VL = 0 V IOUT = 30 mA, 1 mA, VTERM = +2.5 V, VH = 3 V, VL = 0 V +VS , -VS 1% Output to -0.3 V, VTERM = +6.3 V Output to +6.3 V, VTERM = -0.3 V Min -0.3 Typ 2 Max +6.3 Unit V Spec3 Perf P 61 62 63 64 70 VTERM Offset VTERM Gain Error VTERM Linearity Error Offset Temperature Coefficient Output Resistance DC -50 -0.3 -5 +0.5 +46 +50 +0.3 +5 mV P % of VSET P mV mV/C P N N N P N P P +50 72 73 74 PSRR, Drive, or TERM Mode Static Current Limit Static Current Limit 17.8 -120 +60 -60 +120 mV/V mA mA 80 81 82 DYNAMIC PERFORMANCE, DRIVE (VH and VL) Propagation Delay Time Measured at 50%, VL = 0 V, VH = 3 V, into 500 Propagation Delay T.C. Measured at 50%, VL = 0 V, VH = 3 V, into 500 Delay Matching, Edge-to-Edge Measured at 50%, VL = 0 V, VH = 3 V, into 500 RISE AND FALL TIMES 200 mV Swing 1 V Swing 3 V Swing 3 V Swing 3 V Swing 5 V Swing Measured 20%-80%, VL = -0.1 V, VH = +0.1 V, into 50 Measured 20%-80%, VL = 0 V, VH = 1 V, into 50 Measured 10%-90%, VL = 0 V, VH = 3 V, into 50 Measured 10%-90%, VL = 0 V, VH = 3 V, into 500 Measured 20%-80%, VL = 0 V, VH = 3 V, into 500 Measured 10%-90%, VL = 0 V, VH = 5 V, into 500 1.25 1.4 2 1.55 ns ps/C P N P 200 ps 90 91 92 93 93A 94 0.25 0.3 0.8 0.8 0.450 0.560 1.2 0.670 1.5 ns ns ns ns ns ns N N N N P N 100 101 102 110 RISE AND FALL TIME TEMPERATURE COEFFICIENT 1 V Swing (per test 91) 3 V Swing (per test 92) 5 V Swing (per test 94) Overshoot and Preshoot VL, VH = -0.1 V, +0.1 V, Driver Terminated into 50 VL, VH = 0.0 V, 3 V, Driver Terminated into 50 SETTING TIME to 15 mV to 4 mV VL = 0 V, VH = 0.5 V, Driver Terminated into 50 VL = 0 V, VH = 0.5 V 2 2 4 0 - 50 -6.0 - 50 ps/C ps/C ps/C 0 + 50 % of Step + mV +6.0 + 50 % of Step + mV ns s N N N N N 120 121 50 10 N N REV. 0 -3- AD53522 SPECIFICATIONS (continued) DRIVER1 (continued) Spec No. 130 131 Parameter Delay Change vs. Pulsewidth 30 ns/90 ns, DC = 25% Delay Change vs. Duty Cycle MINIMUM WIDTH PULSE 1 V Swing 3 V Swing Toggle Rate Conditions VL/VH = 0/3, PW = 2.5 ns/7.5 ns, VL = 0 V, VH = 3 V, Duty Cycle (DC) 5 to 95%, T = 40 ns Meas 50% point width VOUT AC Swing = 0.9 VOUT DC Swing Terminated, 50 Load on Transmission Line VH = 1 V, VL = 0 V, Terminated to 50 ,VOUT > 300 mV p-p Min Typ 25 25 2 Max 75 Unit ps ps Spec3 Perf N N 140 141 142 0.6 1.5 1000 ns ns MHz N N N 150 151 152 153 160 170 171 DYNAMIC PERFORMANCE, INHIBIT Delay Time, Active to Inhibit Measured at 50%, VH = 4 V, VL = 0 V, VTT = 2 Delay Time, Inhibit to Active Measured at 50%, VH = 4 V, VL = 0 V, VTT = 2 Delay Time Matching, Inhibit to Active Measured at 50%, VH = 4 V, VL = 0 V, VTT = 2 Delay Time Matching, Active to Inhibit Measured at 50%, VH = 4 V, VL = 0 V, VTT = 2 I/O Spike VH = 0 V, VL = 0 V Rise, Fall Time, Active to Inhibit VL = 0 V, VTT = 2 (20%/80% of 1 V Output) Rise, Fall Time, Inhibit to Active VH = 4 V, VL = 0 V, VTT = 2 (20%/80% of 1 V Output) DYNAMIC PERFORMANCE, VTERM Delay Time, VH to VTERM Measured at 50%, VL = VH = 2 V, VTERM = 0 V, VTT = 0 V Delay Time, VL to VTERM Measured at 50%, VL = VH = 0 V, VTERM = 2 V, VTT = 0 V Delay Time, VTERM to VH Measured at 50%, VL = VH = 2 V, VTERM = 0 V, VTT = 0 V Delay Time, VTERM to VL Measured at 50%, VL = VH = 0 V, VTERM = 2 V, VTT = 0 V Overshoot and Preshoot VH/VL, VTERM = (0 V, 2 V), (0 V, 6 V) VTERM Rise Time, VL to VT, Normal Mode VL, VH = 0 V, VTERM = 2 V, 20%-80% VTERM Rise Time, VT to VH, Normal Mode VL, VH = 2 V, VTERM = 0 V, 20%-80% VTERM Fall Time, VT to VL, Normal Mode VL, VH = 0 V, VTERM = 2 V, 20%-80% VTERM Fall Time, VH to VT, Normal Mode VL, VH = 2V, VTERM = 0 V, 20%-80% 1.7 1.7 2.0 2.2 ns ns P P 150 250 ps P 150 250 200 1.2 ps mV p-p ns P N N 0.6 ns N 180 181 182 183 190 191A 1.5 1.6 1.6 1.6 -6.0 + 50 1.9 1.9 2.0 2.0 ns ns ns ns P P P P +6.0 + 50 % of Step N + mV 1.0 ns N 191B 0.6 ns N 192A 0.6 ns N 192B 1.0 ns N -4- REV. 0 AD53522 COMPARATOR1 Spec No. 200 201 202 203 206 207 208 209 210 Parameter DC INPUT CHARACTERISTICS VCCO Range Offset Voltage (VOS) Offset Voltage Drift HCOMP, LCOMP BIAS CURRENTS Voltage Range (VCM) Differential Voltage (VDIFF) Gain Error Linearity Error Extended Range Operation DIGITAL OUTPUTS Logic "1" Voltage QX Logic "0" Voltage QXb Logic Differential, QX-QXb Slew Rate Conditions Min 2.0 -25 50 -50 -0.5 VIN = -0.5 V to +6.5 V -0.25 -2 VIN = -0.5 V to +6.5 V HCOMP, LCOMP = -1, output -1.0 toggle VOUT from -0.9 V to -1.1 V Q or Qb, 150 to GND, 150 from Q to Qb Q or Qb, 150 to GND, 150 from Q to Qb Q or Qb, 150 to GND, 150 from Q to Qb Q or Qb (20 - 80% of output, 150 from Q to Qb) VCCO - 1.05 VCCO - 2.2 0.65 0.9 380 +50 +6.5 +7 0.0 +2 Typ2 Max 4.5 +25 Unit Spec3 Perf N P N P P P N N P Common-Mode Voltage = 0 V Common-Mode Voltage = 0 V Over Linearity Range mV V/C A V V %FSR mV V 220 221 222 225 VCCO - 0.85 V VCCO - 1.5 1.15 V V ps P P P N 240 241 250 260 270 280 281 282 290 CHANNEL COMPARATOR SWITCHING PERFORMANCE PROPAGATION DELAY Input to Output VIN = 3 V p-p, 2 V/ns Propagation Delay Temp. Co. VIN = 3 V p-p, 2 V/ns Prop Delay Change with respect to: Slew Rate: 1, 2, 3 V/ns VIN = 0 V to 3 V Amplitude: 500 mV, 1.0 V, 3.0 V VIN = 1.0 V/ns Equivalent Input Rise Time VIN = 0 V to 2 V, < 80 ps, 20%-80% Rise Time Driver in VTERM = 0 V Pulsewidth Linearity VIN = 0 V to 3 V, 2 V/ns, PW = 3, 4, 5, 10 ns, Driver Hi-Z mode Settling Time Settling to 8 mV, VIN = 0 V to 3 V, Driver Hi-Z mode Hysteresis Comparator Propagation VIN = 0 V to 3 V, 2 V/ns Delay Matching, HCOMP to LCOMP INPUT CHARACTERISTICS INHL, INHLb Input Voltage INHL, INHLb Bias Current VIOH Current Program Range, IOH = 0 mA to -40 mA See Driver Spec No. 1 VIOH = 1 V, VIOL = 1 V, VCOM = 2 V, VDUT = 0 V INHL, INHLb = 0 V, 3.3 V, AC Tests 0.2 V and 0.8 V VDUT = 0.8 V, 6.5 V 0.7 1.0 1.1 ns ps/C P N 120 100 275 ps ps ps N N N 50 25 6 125 ps ns mV ps N N N P 300 301 302 0 -250 0 3.3 +250 4.0 V A V P P P REV. 0 -5- AD53522 SPECIFICATIONS (continued) ACTIVE LOAD1 Spec No. 303 Parameter BIAS CURRENT VIOL Current Program Range, IOL = 0 mA to 40 mA Conditions VIOH = 0 V, 4 V VDUT = -0.5 V, +5.2 V 0 4.0 V P Min Typ2 Max Unit Spec3 Perf 304 305 310 311 312 IOH, VIOL Input IOXRTN Range VDUT Range VDUT Range, IOH = 0 mA to -40 mA VDUT Range, IOL = 0 mA to +40 mA OUTPUT CHARACTERISTICS Accuracy Gain Error, Load Current, Normal Range Calculated at 1 mA and 40 mA points2 VIOL = 0 V, 4 V and IOL = +40 mA, IOH = -40 mA, VDUT = -0.5 V, +6.5 V IOL = +40 mA, IOH = -40 mA, |VDUT - VCOM|> 1.3 V VDUT - VCOM > 1.3 V VCOM - VDUT > 1.3 V -300 +300 -0.5, +6.5 A V +6.5 6.5 +5.2 V V V P N P P P -0.5 0.8 -0.5 320 321 322 Load Offset Load Nonlinearity IOL, IOH = 25 A - 40 mA, VCOM = 0 V, VDUT = 2 V and IOL = 25 A to 40 mA, VCOM = +6.5 V, VDUT = +5.2 V and IOH = 25 A to 40 mA, VCOM = -0.5 V, VDUT = +0.8 V Calculated from Intercept of 1 mA and 40 mA Points IOL, IOH from 25 A to 40 mA -0.35 +0.35 %ISET P -300 -80 +300 +80 A A P P 323 324 Output Current Temperature COEFFICIENT IOH Extended Range Measured at IOH, IOL = 200 A 2 < 3 A/C N P Driver Inhibited, IOH = 1 mA, Change in IOH from VTT = 0 V to VTT = -1.0 V IOL, IOH = 40 mA, VCOM = 0 V VCOM = 0 V IOL, IOH = 40 mA, VCOM = -0.5 V to +6.5 V IOL, IOH = 40 mA, VCOMI = -0.5 V to +6.5 V % 330 331 332 333 VCOM BUFFER VCOM Buffer Offset Error VCOM Buffer Bias Current VCOM Buffer Gain Error VCOM Buffer Linearity Error DYNAMIC PERFORMANCE Propagation Delay IMAX to INHIBIT INHIBIT to IMAX Propagation Delay Matching I/O Spike Settling Time to 15 mV Settling Time to 4 mV -50 -20 -4 -10 +50 +20 +4 +10 mV A % mV P P P P 340 341 342 350 360 361 VTT = +2 V, VCOM = +4/0 V, IOL = +20 mA, IOH = -20 mA VTT= +2 V, VCOM = +4/0 V, IOL = +20 mA, IOH = -20 mA Matching = (Test 340 Value) - (Test 341 Value) VCOM = 0 V, IOL = +20 mA, IOH = -20 mA IOL = +20 mA, IOH = -20mA, 50 Load, to 15 mV IOL = +20 mA, IOH = -20 mA, 50 Load, to 4 mV 1.0 1.2 -1.0 1.3 1.8 2.0 2.4 +1.0 ns ns ns mV ns s P P P N N N 250 50 10 -6- REV. 0 AD53522 DYNAMIC CLAMP PART1 Spec No. 400 401 402 410 411 420 430 440 441 500 501 503 504 Parameter Input Voltage VCH Input Voltage VCL Input Bias Current VCH/VCL VCH, VCL Offset Error VCH, VCL Gain Error Static Current Capability Incremental Resistance VCHP, VCLP Protection Diodes Vf @ 500 Protection Diodes Max Current Conditions Min 2 -1.5 -250 -250 0.96 50 45 0.52 Typ2 Max 7.5 +4 +250 +250 1.01 75 52 0.64 2 0 -250 35 -20 5 +250 60 +20 Unit V V A mV V/V mA V mA V A % nA Spec3 Perf P P P P P N P P N P P P P Over range spec #401, 402 ITEST = 1 mA ITEST = 1 mA 11 mA to 21 mA 48 For information only 505 600 601 602 605 606 TOTAL FUNCTION POWER DOWN PWRD Input Voltage PWRD Bias Current PWRD trip point 1.4 V 0.15 V Power-Down Supply Reduction VIOH = 0 V, VIOL = 0 V Power-Down Output Leakage Current VIOH = 0 V, VIOL = 0 V, VOUT = -0.5 V to +5.5 V Power-Down Output Leakage Current VIOH = 0 V, VIOL = 0 V, VOUT = 5.5 V to 6.5 V Output Leakage Current, VOUT = -0.5 V to +6.5 V Output Leakage Current, VOUT = 0 V to 5 V Output Leakage Current, VOUT = -1 V Output Capacitance Driver and Load INHIBITED Output Capacitance Term Driver VTERM = 0 V, Load INHIBITED POWER SUPPLIES Total Supply Range Positive Supply, VCC Negative Supply, VEE Positive Supply Current, VCC Negative Supply Current, VEE Comparator Supply Current Overhead, VCCO -500 +500 nA A nA A pF pF P -1 -500 -5 9.2 2.5 +1 +500 +5 P P P N N 610 620 630 640 650 651 Driver = Inhibit, ILOAD program = 40 mA, Load = Active Driver = Inhibit, ILOAD program = 40 mA, Load = Active Driver = Inhibit, ILOAD program = 40 mA, Load = Active (IVCCO - (comparator logic output currents)) Driver = Inhibit, ILOAD program = 40 mA, Load = Active Driver = Inhibit, ILOAD program = 0 mA RLOAD = 10 k, VSOURCE = 10.5 V 15 +10.5 -4.5 465 475 570 600 V V V mA mA N N N P P 45 mA P 660 661 700 Total Power Dissipation Total Power Dissipation Temperature Sensor Gain Factor 7.2 5.2 7.9 5.9 W W A/K P P 1 N NOTES 1 All temperature coefficients are measured at TJ = 75C-95C. In test figures, voltmeter loading is 1 M or greater, scope probe loading is 100 k in parallel with 0.6 pF. 2 Typical Values are not tested or guaranteed. Nominal values are generated from design or simulation analyses and/or limited bench evaluations and are not tested or guaranteed. 3 Spec Perf: N = Nominal, O = Operating Condition, T = Typical, P = Production, Max Min 4 VTERM Linearity over the following condition: VL - 6 V < VTERM < VH + 6 V 5 All ac input values are referred to the source end of transmission line input. 6 All ac tests are performed with Driver in VTERM mode except where noted. 7 Rise time is calculated SQRT((comp out rt)**2-(comp in rt)**2) Specifications are subject to change without notice. REV. 0 -7- AD53522 ABSOLUTE MAXIMUM RATINGS 1 POWER SUPPLY VOLTAGE VCC to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11.3 V VEE to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -7 V VCC to VEE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V VCCO to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 V PWRGND, DRGND, GND_ROT, or HQGND . . . . 0.4 V OUTPUTS VOUT Short Circuit Duration . . . . . . . . . . . . . . . . . . Indefinite2 VOUT, Inhibit Mode . . . . . . . . . . . . . . . . . . . . . . . +8.5 V, -2 V VOUT, Inhibit Mode . . . . . . . VL - 5.5 V < VOUT < VH + 5.5 V VHDCPL . . . . . . . . . Do Not Connect Except for Cap to VCC VLDCPL . . . . . . . . . . Do Not Connect Except for Cap to VEE QH, QHb, QL, QLB Maximum IOUT: Continuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Surge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mA THERM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 V, 0 V Driver output capacitance, maximum . . . . . . . . . . . . . . 10 pF INPUTS DATA, DATAb, IOD, IODb, RLD, RLDB . . . (VCCO + 1.5 V, VCCO - 4.5 V) INHL, INHLb, CMPD . . . . . . . . . . . . . . . . . -0.4 V to +5.5 V PWRD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.4 V to +4.5 V DATA to DATAb, IOD to IODb, RLD to RLDB . . . . . 3 V INHL to INHLb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V VH, VL, VTERM to GND (Rseries < 500 ) . +7.5 V, -1.1 V VH to VL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8 V, -3.5 V (VH - VTERM) and (VTERM - VL) . . . . . . . . . . . . . . . 8 V Reflection Clamps High/Low . . . . . . . . . . . . . . . . +8.5 V, -2 V Protection Clamp Breakdown Voltage . . . . . . . . . . . . . . . 12 V Protection Clamps Current . . . . . . . . . . . . . . . . . . . . . 5 mA VOUT to HCOMP or LCOMP . . . . . . . . . . . . . . . . . . . 7.8 V ENVIRONMENTAL Operating Temperature (Junction) . . . . . . . . . . . . . . . . 175C Storage Temperature . . . . . . . . . . . . . . . . . . -65C to +150C Lead Temperature (Soldering, 10 sec)3 . . . . . . . . . . . . . 260C NOTES 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Absolute maximum limits apply individually, not in combination. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 Output short circuit protection is guaranteed as long as proper heat sinking is employed to ensure compliance with the operating temperature limits. 3 To ensure lead coplanarity ( 0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in environments at 24 C 5C (75F 10F) with relative humidity not to exceed 65%. ORDERING GUIDE Model AD53522JSQ Temperature Range 0C to 70C Package Description 100-Lead LQFP-EDQUAD with Integral Heat Slug Package Option SQ-100 CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD53522 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ESD SENSITIVE DEVICE Table I. Driver Truth Table Table II. Comparator Truth Table DATA 0 1 X X DATAb 1 0 X X IOD 1 1 0 0 IODb 0 0 1 1 RLD X X 0 1 RLDb X X 1 0 Output State VL VH INH and CLAMP VTERM VOUT > HCOMP > HCOMP < HCOMP < HCOMP > LCOMP < LCOMP > LCOMP < LCOMP QH 1 1 0 0 Output States QHb QL 0 0 1 1 1 0 1 0 QLb 0 1 0 1 Table III. Active Load Truth Table VDUT INHL INHLb IOH 1 1 0 Output States (including diode bridge) IOL I(VOUT) +10 mA V(IOLC) +10 mA V(IOLC) 0 -8- -10 mA IOL -10 mA IOH 0 REV. 0 V(IOHC) V(IOHC) 0 AD53522 PIN CONFIGURATION PROT_LO1 VCOM_S1 PWRGND PWRGND PWRGND PWRGND PWRGND INHLB1 THERM IOHC1 IOLC1 DATA1 VTERM1 HQGND IODB1 INHL1 IOD1 VCOM1 RLD1 VH1 VCC 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 VL1 76 PROT_HI1 1 IOXRTN1 2 VCH1 3 VCL1 4 VHDCPL1 5 OUT1 6 VLDCPL1 7 PWRGND 8 PWRGND 9 DR_GND 10 PWRGND 11 PWRGND 12 GND_ROT 13 PWRGND 14 PWRGND 15 DR_GND2 16 PWRGND 17 PWRGND 18 VLDCPL2 19 OUT2 20 VHDCPL2 21 VCL2 22 VCH2 23 IOXRTN2 24 PROT_HI2 25 PIN 1 IDENTIFIER HCOMP1 DATAB1 VEE 75 74 73 72 71 LCOMP1 VCC VCC VEE VEE QH1 QHB1 VCCO1 QLB1 QL1 RLDB1 PWRD1 GND_ROT PWRD2 RLDB2 QL2 QLB2 VCCO2 QHB2 QH2 VEE VEE VCC VCC LCOMP2 HEAT SLUG 70 69 68 67 66 65 AD53522 TOP VIEW (Not to Scale) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 DATAB2 PWRGND PWRGND PWRGND THERMSTART PROT_LO2 PWRGND PWRGND NOTE DIE IS MOUNTED TO THE BACK OF THE HEAT SLUG. THE PACKAGE IS MOUNTED TO THE BOARD, HEAT SLUG UP. VCOM_S2 PIN FUNCTION DESCRIPTIONS Pin Number 1 2 3 4 5 6 7 8 9 10 Mnemonic PROT_HI1 IOXRTN1 VCH1 VCL1 VHDCPL1 OUT1 VLDCPL1 PWRGND PWRGND DR_GND Description Channel 1, output voltage sensing diode Current return path for the active load for channel 1. Typically connected to a power ground. Analog input voltage that sets the reflection clamp high level of channel 1 Analog input voltage that sets the reflection clamp low level of channel 1 Internal supply decoupling for the driver output stage of channel 1. This pin needs to be connected to VCC through a 39 nF (minimum) capacitor. Input/output for the driver, window comparator, reflection clamp, and the active load of channel 1 Internal supply decoupling for the driver output stage of channel 1. This pin needs to be connected to VEE through a 39 nF (minimum) capacitor. Power ground Power ground Analog ground REV. 0 -9- HCOMP2 VEE VCC HQGND VCOM2 RLD2 IOD2 IODB2 VH2 VTERM2 INHL2 DATA2 INHLB2 IOLC2 IOHC2 VL2 AD53522 Pin Number 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 Mnemonic PWRGND PWRGND GND_ROT PWRGND PWRGND DR_GND PWRGND PWRGND VLDCPL2 OUT2 VHDCPL2 VCL2 VCH2 IOXRTN2 PROT_HI2 PROT_LO2 PWRGND PWRGND VCOM_S2 THERMSTART IOLC2 IOHC2 HQGND INHL2 INHLB2 VEE VCC PWRGND RLD2 IOD2 IODB2 DATA2 DATAB2 PWRGND PWRGND VCOM2 VH2 Description Power ground Power ground Analog ground Power ground Power ground Analog ground Power ground Power ground Internal supply decoupling for the driver output stage of channel 2. This pin needs to be connected to VEE through a 39 nF (minimum) capacitor. Input/output for the driver, window comparator, reflection clamp, and the active load of channel 2 Internal supply decoupling for the driver output stage of channel 2. This pin needs to be connected to VCC through a 39 nF (minimum) capacitor. Analog input voltage that sets the reflection clamp high level of channel 2 Analog input voltage that sets the reflection clamp high level of channel 2 Current return path for the active load for channel 2. Typically connected to a power ground. Channel 2, output voltage sensing diode Channel 2, output voltage sensing diode Power ground Power ground Analog output voltage that represents a buffered VCOM1 input Temperature sensor startup pin. Normally not connected Analog input voltage that programs the channel 2 active load source current Analog input voltage that programs the channel 2 active load sink current Clean analog ground for the active load for channel 2 One of two complementary inputs that control the inhibit mode for the active load bridge of channel 2 One of two complementary inputs that control the inhibit mode for the active load bridge of channel 2 Negative supply terminal Positive supply terminal Power ground One of two complementary inputs that control, in conjunction with IOD2 and IODB2, the operating mode of the channel 2 driver. Refer to the Driver Truth Table for specific conditions. One of two complementary inputs that control, in conjunction with RLD2 and RLDB2, the operating mode of the channel 2 driver. Refer to the Driver Truth Table for specific conditions. One of two complementary inputs that control, in conjunction with RLD2 and RLDB2, the operating mode of the channel 2 driver. Refer to the Driver Truth Table for specific conditions. One of two complementary input that determine the high and low state of the channel 2 driver. Driver output is high for DATA2 > DATAB2. Refer to the Driver Truth Table for specific conditions. One of two complementary input that determine the high and low state of the channel 2 driver. Driver output is high for DATA2 > DATAB2. Refer to the Driver Truth Table for specific conditions. Power ground Power ground Analog input voltage that establishes the commutation voltage for the active load diode bridge for channel 2 Analog input voltage that sets the Logic 1 level of the driver output limit for channel 2. Determines the driver output for DATA2 > DATAB -10- REV. 0 AD53522 Pin Number 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 Mnemonic VTERM2 VL2 HCOMP2 LCOMP2 VCC VCC VEE VEE QH2 QHB2 VCCO2 QLB2 QL2 RLDB2 PWRD2 GND_ROT PWRD1 RLDB1 QL1 QLB1 VCCO1 QHB1 QH1 VEE VEE VCC VCC LCOMP1 HCOMP1 VL1 VTERM1 VH1 VCOM1 PWRGND PWRGND DATAB1 DATA1 Description Analog input voltage that sets the termination voltage level of the channel 2 driver when in VTERM mode Analog input voltage that sets the Logic 0 level of the driver output limit for channel 2. Determines the driver output for DATAB2 > DATA2. Analog input voltage that sets the Logic 1 compare reference for the window comparator of channel 2 Analog input voltage that sets the Logic 0 compare reference for the window comparator of channel 2 Positive supply terminal Positive supply terminal Negative supply terminal Negative supply terminal One of two complementary outputs for the Logic 1 window comparator of channel 1 One of two complementary outputs for the Logic 1 window comparator of channel 1 Input supply voltage for QH2, QHB2, QL2, and QLB2 signals and reference voltage for DATA2, DATAB2, IOD2, IODB2, RLD2, and RLDB2 One of two complementary outputs for the Logic 0 window comparator of channel 2 One of two complementary outputs for the Logic 0 window comparator of channel 2 One of two complementary inputs that control, in conjunction with IOD2 and IODB2, the operating mode of the channel 2 driver. Refer to the Driver Truth Table for specific conditions. Power-down control for channel 2 Analog ground Power-down control for channel 1 One of two complementary inputs that control, in conjunction with IOD1 and IODB1, the operating mode of the channel 1 driver One of two complementary outputs for the Logic 0 window comparator of channel 1 One of two complementary outputs for the Logic 0 window comparator of channel 1 Input supply voltage for QH1, QHB1, QL1, and QLB1 signals and reference voltage for DATA1, DATAB1, IOD1, IODB1, RLD1, and RLDB1 One of two complementary outputs for the Logic 1 window comparator of channel 1 One of two complementary outputs for the Logic 1 window comparator of channel 1 Negative supply terminal Negative supply terminal Positive supply terminal Positive supply terminal Analog input voltage that sets the Logic 0 compare reference for the window comparator of channel 1 Analog input voltage that sets the Logic 1 compare reference for the window comparator of channel 1 Analog input voltage that sets the Logic 0 level of the driver output limit for channel 1. Determines the driver output for DATAB1 > DATA1. Analog input voltage that sets the termination voltage level of the channel 1 driver when in VTERM mode Analog input voltage that sets the Logic 1 level of the driver output limit for channel 1. Determines the driver output for DATA1 > DATAB1. Analog input voltage that establishes the commutation voltage for the active load diode bridge for channel 1 Power ground Power ground One of two complementary inputs that determine the high and low state of the channel 1 driver. Driver output is high for DATA1 > DATAB1. Refer to the Driver Truth Table for specific conditions. One of two complementary inputs that determine the high and low state of the channel 1 driver. Driver output is high for DATA1 > DATAB1. Refer to the Driver Truth Table for specific conditions. REV. 0 -11- AD53522 Pin Number 85 86 87 88 89 90 91 92 93 94 95 96 Mnemonic IODB1 IOD1 RLD1 PWRGND VCC VEE INHLB1 INHL1 HQGND IOHC1 IOLC1 THERM Description One of two complementary inputs that control, in conjunction with RLD1 and RLDB1, the operating mode of the channel 1 driver. Refer to the Driver Truth Table for specific conditions. One of two complementary inputs that control, in conjunction with RLD1 and RLDB1, the operating mode of the channel 1 driver. Refer to the Driver Truth Table for specific conditions. One of two complementary inputs that controls, in conjunction with IOD1 and IODB1, the operating mode of the channel 1 driver. Refer to the Driver Truth Table for specific conditions. Power ground Positive supply terminal Negative supply terminal One of two complementary inputs that control the inhibit mode for the active load bridge of channel 1 One of two complementary inputs that control the inhibit mode for the active load bridge of channel 1 Clean analog ground for the active load for channel 1 Analog input voltage that programs the channel 1 active load sink current Analog input voltage that programs the channel 1 active load source current Temperature sensor output pin. A resistor (10 KW) should be connected between THERM and V CC. The approximate die temperature can be determined by measuring the current through the resistor. The typical scale factor is 1A/K. Analog output voltage that represents a buffered VCOM1 input Power ground Power ground Channel 1 output voltage sensing diode C02786-0-3/02(0) PRINTED IN U.S.A. 97 98 99 100 VCOM_S1 PWRGND PWRGND PROT_LO1 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 100-Lead LQFP-EDQUAD (SQ-100) 0.630 (16.00) BSC 0.551 (14.00) BSC 0.472 (12.00) BSC 100 1 76 75 0.063 (1.60) MAX 0.030 (0.75) 0.024 (0.60) 0.018 (0.45) SEATING PLANE 0.551 (14.00) BSC TOP VIEW (PINS DOWN) 0.472 (12.00) BSC 0.630 (16.00) BSC 50 VIEW A 25 26 49 0.020 (0.50) BSC LEAD PITCH 0.057 (1.45) 0.055 (1.40) 0.053 (1.35) 0.011 (0.27) 0.009 (0.22) 0.007 (0.17) 0.008 (0.20) 0.004 (0.09) 7 3.5 0 0.006 (0.15) 0.002 (0.05) VIEW A 0.003 (0.08) MAX ROTATED 90 CCW CONTROLLING DIMENSIONS ARE IN MILLIMETERS. -12- REV. 0 |
Price & Availability of 3603
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |