![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
INTEGRATED CIRCUITS 74ABT657 Octal transceiver with parity generator/checker (3-State) Product specification IC23 Data Handbook 1995 Dec 11 Philips Semiconductors Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 FEATURES * Combinational functions in one package * Low static and dynamic power dissipation with high speed and * Output capability: +64mA/-32mA * Power-up 3-State * Latch-up protection exceeds 500mA per Jedec Std 17 * ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model high output drive DESCRIPTION The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3-State outputs and an 8-bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 64mA. The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports. The Output Enable (OE) input disables both the A and B ports by placing them in a high impedance condition when the OE input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port A to B (T/R = High) and an input when receiving from port B to A port (T/R = Low). When transmitting (T/R = High) the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive mode (T/R = Low) the B port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port B is: (1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error. (2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error. QUICK REFERENCE DATA SYMBOL tPLH tPHL CIN CI/O ICCZ PARAMETER Propagation delay An to Bn or Bn to An Input capacitance I/O capacitance Total supply current CONDITIONS Tamb = 25C; GND = 0V CL = 50pF; VCC = 5V VI = 0V or VCC Outputs disabled; VO = 0V or VCC Outputs disabled; VCC =5.5V TYPICAL 3.3 4 7 500 UNIT ns pF pF nA ORDERING INFORMATION PACKAGES 24-Pin Plastic DIP 24-Pin plastic SO 24-Pin Plastic SSOP Type II 24-Pin Plastic TSSOP Type I TEMPERATURE RANGE -40C to +85C -40C to +85C -40C to +85C -40C to +85C OUTSIDE NORTH AMERICA 74ABT657 N 74ABT657 D 74ABT657 DB 74ABT657 PW NORTH AMERICA 74ABT657 N 74ABT657 D 74ABT657 DB 74ABT657PW DH DWG NUMBER SOT222-1 SOT137-1 SOT340-1 SOT355-1 PIN CONFIGURATION T/R 1 24 OE 23 B0 22 B1 21 B2 20 B3 19 GND TOP VIEW 18 GND 17 B4 16 B5 15 B6 14 B7 13 PARITY PIN DESCRIPTION SYMBOL 13 11 12 1 2, 3, 4, 5, 6, 8, 9, 10 23, 22, 21, 20, 17, 16, 15, 14 24 18, 19 7 PIN NUMBER PARITY ODD/EVEN ERROR T/R A0 - A7 B0 - B7 OE GND VCC NAME AND FUNCTION Parity output Parity select input Error output Transmit/receive input A port 3-State outputs B port 3-State outputs Output enable input (active-Low) Ground (0V) Positive supply voltage A0 2 A1 3 A2 4 A3 5 A4 6 VCC 7 A5 8 A6 9 A7 10 ODD/EVEN 11 ERROR 12 SA00181 1995 Dec 11 2 853-1615 16106 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) 1 0 1 0 BUS B TO A 1 BUS A TO B 2 HIGH Z 2 3 4 5 6 8 9 10 24 11 M 0 2 A0 A1 A2 A3 A4 A5 A6 A7 1 24 11 T/R OE ODD/EVEN ERROR 12 PARITY 13 G3[EVEN] G4[ODD] 2K B0 B1 B2 B3 B4 B5 B6 B7 2 23 22 21 20 17 16 15 14 3 4 5 = 1,3[EVEN] 1,4[ODD] 0,3[EVEN 0,4]ODD 2 13 12 23 22 21 20 17 16 15 14 0 SA00182 6 8 9 10 SA00194 FUNCTION TABLE NUMBER OF HIGH INPUTS OE L L L L L L L L L L L L H INPUTS T/R H H L L L L H H L L L L X ODD/EVEN H L H H L L H L H H L L X INPUT/ OUTPUT PARITY H L H L H L L H H L H L Z ERROR Z Z H L L H Z Z L H H L Z OUTPUTS OUTPUTS MODE Transmit Transmit Receive Receive Receive Receive Transmit Transmit Receive Receive Receive Receive 3-State 0, 2, 4, 6, 8 1, 3, 5, 7 Don't care H L X Z = = = = High voltage level Low voltage level Don't care High impedance "off" state 1995 Dec 11 3 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 LOGIC DIAGRAM T/R 1 OE A0 24 2 23 B0 22 B1 21 B2 20 B3 17 B4 16 B5 15 B6 14 B7 A1 3 A2 4 A3 5 A4 6 A5 8 A6 9 A7 10 ODD/EVEN 11 13 PARITY 12 ERROR SA00215 1995 Dec 11 4 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 ABSOLUTE MAXIMUM RATINGS1, 2 SYMBOL VCC IIK VI IOK VOUT IOUT Tstg PARAMETER DC supply voltage DC input diode current DC input voltage3 VO < 0 output in Off or High state output in Low state VI < 0 CONDITIONS RATING -0.5 to +7.0 -18 -1.2 to +7.0 -50 -0.5 to +5.5 128 -65 to 150 UNIT V mA V mA V mA C DC output diode current DC output voltage3 DC output current Storage temperature range NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150C. 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. RECOMMENDED OPERATING CONDITIONS LIMITS SYMBOL VCC VI VIH VIL IOH IOL t/v Tamb DC supply voltage Input voltage High-level input voltage Low-level input voltage High-level output current Low-level output current Input transition rise or fall rate Operating free-air temperature range 0 -40 PARAMETER Min 4.5 0 2.0 0.8 -32 64 5 +85 Max 5.5 VCC V V V V mA mA ns/V C UNIT 1995 Dec 11 5 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 DC ELECTRICAL CHARACTERISTICS LIMITS SYMBOL PARAMETER TEST CONDITIONS Tamb = +25C Min VIK VOH VOL II IOFF IPUIPD IIH + IOZH IIL + IOZL ICEX IO ICCH ICCL ICCZ Quiescent supply current Input clamp voltage High-level output voltage Low-level output voltage Input leakage current Control pins Data pins VCC = 4.5V; IIK = -18mA VCC = 4.5V; IOH = -3mA; VI = VIL or VIH VCC = 5.0V; IOH = -3mA; VI = VIL or VIH VCC = 4.5V; IOH = -32mA; VI = VIL or VIH VCC = 4.5V; IOL = 64mA; VI = VIL or VIH VCC = 5.5V; VI = GND or 5.5V VCC = 5.5V; VI = GND or 5.5V VCC 0.0V; VO or VI 4.5V VCC 2.0V; VO = 0.5V; VI = GND or VCC; V OE = VCC VCC = 5.5V; VO = 2.7V; VI = VIL or VIH VCC = 5.5V; VO = 0.5V; VI = VIL or VIH VCC = 5.5V; VO = 5.5V; VI = GND or VCC VCC = 5.5V; VO = 2.5V VCC = 5.5V; Outputs High, VI = GND or VCC VCC = 5.5V; Outputs Low, VI = GND or VCC VCC = 5.5V; Outputs 3-State; VI = GND or VCC Outputs enabled, one data input at 3.4V, other inputs at VCC or GND; VCC = 5.5V ICC Additional supply current per input pin2 Outputs 3-State, one data input at 3.4V, other inputs at VCC or GND; VCC = 5.5V Outputs 3-State, one enable input at 3.4V, other inputs at VCC or GND; VCC = 5.5V -50 2.5 3.0 2.0 Typ -0.9 3.5 4.0 2.6 0.42 0.01 5 5.0 5.0 5.0 -5.0 5.0 -80 0.5 20 0.5 0.5 50 0.5 0.55 1.0 100 100 50 50 -50 50 -180 250 30 250 1.5 250 1.5 -50 Max -1.2 2.5 3.0 2.0 0.55 1.0 100 100 50 50 -50 50 -180 250 30 250 1.5 250 1.5 Tamb = -40C to +85C Min Max -1.2 V V V V V A A A A A A A mA A mA A mA A mA UNIT Power-off leakage current Power-up/down 3-State output current3 3-State output High current 3-State output Low current Output High leakage current Output current1 NOTES: 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second. 2. This is the increase in supply current for each input at 3.4V. 3. This parameter is valid for any VCC between 0V and 2.1V with a transition time of up to 10msec. For VCC = 2.1V to VCC = 5V " 10%, a transition time of up to 100sec is permitted. 1995 Dec 11 6 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 AC CHARACTERISTICS GND = 0V; tR = tF = 2.5ns; CL = 50pF, RL = 500 LIMITS SYMBOL PARAMETER WAVEFORMS Min tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation delay An to Bn or Bn to An Propagation delay An to PARITY Propagation delay ODD/EVEN to PARITY, ERROR Propagation delay Bn to ERROR Propagation delay PARITY to ERROR Output enable to High or Low level time1 2 1, 2 1, 2 1, 2 1, 2 3, 4 3, 4 1.1 1.2 2.5 2.8 1.7 1.9 3.9 4.0 2.7 3.2 1.3 1.9 2.4 2.7 Tamb = VCC = +5.0V Typ 3.3 3.0 6.5 7.0 5.0 5.0 9.2 9.6 6.0 6.4 3.8 4.4 5.1 5.4 +25oC Max 5.0 4.3 8.7 9.1 6.6 6.6 11.7 12.1 7.6 8.0 5.6 7.0 7.0 7.6 Tamb = -40 to +85oC VCC = +5.0V 10% Min 1.1 1.2 2.5 2.8 1.7 1.9 3.9 4.0 2.7 3.2 1.3 1.9 2.4 2.7 Max 5.5 4.8 10.1 10.6 7.3 7.3 13.8 14.5 9.4 9.4 6.6 8.2 7.6 8.1 ns ns ns ns ns ns ns UNIT Output disable time from High or Low level NOTES: 1. These delay times reflect the 3-State recovery time only and do not include the delay through the buffers and the parity check circuitry which affect the ERROR output. To assure valid information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output. Valid data at the ERROR pin (B to A) + (A to PARITY). AC WAVEFORMS NOTE: For all waveforms, VM = 1.5V. An, Bn ODD/EVEN PARITY An, Bn ODD/EVEN PARITY tPLH An, Bn, PARITY, ERROR VM tPHL VM VM tPLH VM tPHL PARITY, ERROR VM VM VM VM SA00219 SA00220 Waveform 1. Propagation Delay For Inverting Output Waveform 2. Propagation Delay For Non-Inverting Output OE VM tPZH VM tPHZ VOH -0.3V VM 0V OE VM tPZL VM tPLZ An, Bn PARITY, ERROR An, Bn PARITY, ERROR VM VOL +0.3V 0V SA00221 SA00222 Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level 1995 Dec 11 7 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 TEST CIRCUIT AND WAVEFORM VCC 7.0V RL 90% NEGATIVE PULSE VM 10% tTHL (tF) CL RL POSITIVE PULSE 10% tW tTLH (tR) 90% 90% VM 10% 0V 10% 0V tTLH (tR) tTHL (tF) AMP (V) tW VM 90% AMP (V) PULSE GENERATOR VIN D.U.T. RT VOUT Test Circuit for 3-State Outputs VM SWITCH POSITION TEST tPLZ tPZL All other SWITCH closed closed open VM = 1.5V Input Pulse Definition DEFINITIONS RL = Load resistor; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators. INPUT PULSE REQUIREMENTS FAMILY Amplitude 74ABT 3.0V Rep. Rate 1MHz tW 500ns tR 2.5ns tF 2.5ns SA00012 1995 Dec 11 8 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 DIP24: plastic dual in-line package; 24 leads (300 mil) SO24: plastic small outline package; 24 leads; body width 7.5 mm SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT222-1 SOT137-1 SOT340-1 SOT355-1 1995 Dec 11 9 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 NOTES 1995 Dec 11 10 Philips Semiconductors Product specification Octal transceiver with parity generator/checker (3-State) 74ABT657 DEFINITIONS Data Sheet Identification Objective Specification Product Status Formative or in Design Definition This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Preliminary Specification Preproduction Product Product Specification Full Production Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. (c) Copyright Philips Electronics North America Corporation 1995 All rights reserved. Printed in U.S.A. |
Price & Availability of 74ABT657
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |