View SY89531LHCTR_703936.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Micrel, Inc.
3.3V, PRECISION, 33MHz to 500MHz SY89531L Precision Edge(R) PROGRAMMABLE LVPECL AND HSTL BUS SY89531L CLOCK SYNTHESIZER
Precision Edge(R)
FEATURES
s Integrated synthesizer plus fanout buffers, clock drivers, and translator in a single 64-pin package s 3.3V 10% power supply s Low jitter: <50ps cycle-to-cycle s Low pin-to-pin skew: <50ps s 33MHz to 500MHz output frequency range s Direct interface to crystal: 14MHz to 18MHz s LVPECL/HSTL outputs s TTL/CMOS compatible control logic s 3 independently programmable output frequency banks: * 9 differential output pairs @BankB (HSTL) * 2 differential output pairs @BankA (LVPECL) * 2 differential output pairs @BankC (LVPECL) s ExtVCO input allows synthesizer and crystal interface to be bypassed s Available in 64-pin EPAD-TQFP Precision Edge(R)
DESCRIPTION
The SY89531L programmable clock synthesizer/driver is part of a 3.3V, high-frequency, precision PLL-based clock synthesizer family optimized for multi-frequency, multiprocessor server, enterprise networking and other computing applications that require the highest precision and integration. The device integrates the following blocks into a single monolithic IC: * PLL (Phase-Lock-Loop)-based synthesizer * Fanout buffers * Clock generator (dividers) * Logic translation (LVPECL, HSTL) This level of integration minimizes the additive jitter and part-to-part skew associated with the discrete alternative, resulting in superior system-level timing as well as reduced board space and power. For applications that must interface to a reference clock, see the SY89536L. Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.
APPLICATIONS
s s s s s Servers Workstations Parallel processor-based systems Other high-performance computing Communications
PRODUCT SELECTION GUIDE
Input Device SY89531L SY89532L* SY89533L* SY89534L* SY89535L* SY89536L* Crystal X X X X X X Reference BankA LVPECL Output BankB HSTL BankC LVPECL
LVPECL LVPECL LVPECL LVPECL LVDS LVPECL
LVPECL LVPECL LVPECL LVPECL LVPECL LVDS HSTL LVPECL LVPECL
*Refer to individual data sheet for details.
Precision Edge is a registered trademark of Micrel, Inc. M9999-110405 hbwhelp@micrel.com or (408) 955-1690
Rev.: B Amendment: /0
1
Issue Date: October 2005
Micrel, Inc.
Precision Edge(R) SY89531L
PACKAGE/ORDERING INFORMATION
NC GND VCCA VCC_LOGIC VCC_LOGIC OUT_SYNC FSEL_A0 FSEL_A1 FSEL_A2 VCCOA QA0 /QA0 QA1 /QA1 VCCOB QB0
Ordering Information(1)
Part Number
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 /QB0 QB1 /QB1 QB2 /QB2 QB3 /QB3 QB4 /QB4 QB5 /QB5 QB6 /QB6 QB7 /QB7 QB8
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 NC NC NC VCO_SEL /EXTVCO EXTVCO LOOP_REF LOOP_FILTER GND XTAL2 XTAL1 VBB_REF M(3) M(2) M(1) M(0) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 /QC1 QC1 /QC0 QC0 VCCOC FSEL_C2 FSEL_C1 FSEL_C0 GND FSEL_B2 FSEL_B1 FSEL_B0 GND VCCOB VCCOB /QB8
Package Type H64-1 H64-1 H64-1 H64-1
Operating Range Commercial Commercial Commercial Commercial
Package Marking SY89531LHC SY89531LHC
Lead Finish Sn-Pb Sn-Pb
SY89531LHC SY89531LHCTR(2) SY89531LHH(3) SY89531LHHTR(2, 3)
SY89531LHH with Pb-Free Pb-Free bar-line indicator NiPdAu SY89531LHH with Pb-Free Pb-Free bar-line indicator NiPdAu
Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25C, DC Electricals only. 2. Tape and Reel. 3. Pb-Free package is recommended for new designs.
64-Pin EPAD-TQFP (H64-1)
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
2
Micrel, Inc.
Precision Edge(R) SY89531L
PIN DESCRIPTION
Power
Pin Number 60, 61 62 55 30, 31, 50 21 9, 25, 63, 29 (exposed pad) Pin Name VCC_Logic VCCA VCCOA VCCOB VCCOC GND Pin Function Power for Core Logic: Connect to 3.3V supply. 3.3V power pins are not internally connected on the die, and must be connected together on the PCB. Power for PLL: Connect to "quiet" 3.3V supply. 3.3V power pins are not internally connected on the die, and must be connected together on the PCB. Power for Output Drivers: Connect all VCCOA and VCCOC pins to 3.3V supply and VCCOB pins to 1.8V supply. Ground: Exposed pad must be soldered to a ground plane.
Configuration
Pin Number 4 Pin Name VCO_SEL Pin Function LVTTL/CMOS Compatible Input: Selects between internal or external VCO. For external VCO, leave floating. Default condition is logic HIGH. Internal 25k pull-up. When tied LOW, internal VCO is selected. Analog Input/Output: Provides the reference voltage for PLL loop filter. Analog Input/Output: Provides the loop filter for PLL. See "External Loop Filter Considerations" for loop filter values. LVTTL/CMOS Compatible Input: Used to change the PLL feedback divider. Internal 25k pull-up. M0 = LSB. Default is logic HIGH. See "Feedback Divide Select" table. LVTTL/CMOS Compatible Input: Bank C post divide select. Internal 25k pull-up. Default is logic HIGH. See "Post-Divide Frequency Select" table. FSEL_C0 = LSB. LVTTL/CMOS Compatible Input: Bank B post divide select. Internal 25k pull-up. Default is logic HIGH. See "Post-Divide Frequency Select" table. FSEL_B0 = LSB. LVTTL/CMOS Compatible Input: Bank A post divide select. Internal 25k pull-up. Default is logic HIGH. See "Post-Divide Frequency Select" table. FSEL_A0 = LSB. Banks A, B, C Output Synchronous Control: (LVTTL/CMOS compatible). Internal 25k pull-up. After any bank has been programmed, toggle with a HIGH-LOW-HIGH pulse to resynchronize all output banks.
7 8 13,14,15,16 22, 23, 24 26, 27, 28 56, 57, 58 59
LOOP REF LOOP FILTER M (3:0) FSEL_C (2:0) FSEL_B (2:0) FSEL_A (2:0) OUT_SYNC
Input/Output
Pin Number 1, 2, 3 10, 11 12 5, 6 Pin Name NC XTAL2, XTAL1 VBB_REF /EXT_VCO, EXT_VCO QA1 to QA0 Pin Function No Connect: Leave floating. Crystal Input. Directly connect a series resonant crystal across inputs. Reference Output Voltage. Used for single-ended input. Maximum sink/source current = 0.5mA. Differential "Any In" Compatible Input Pair. Allows for external VCO connection. The "Any In" input structure accepts many popular logic types. See "Input Interface for ExtVCO Pins" section for interface diagrams. Can leave unconnected if using internal VCO. Bank A 100k LVPECL Output Drivers: Output frequency is controlled by FSEL_A (0:2). Terminate outputs with 50 to VCC -2V. See "Output Termination Recommendations" section. Bank B Output Drivers: Differential HSTL outputs. See "Output Termination Recommendations" section. Output frequency is controlled by FSEL_B (0:2). Bank C 100k LVPECL Output Drivers: Output frequency is controlled by FSEL_C (0:2). Terminate outputs with 50 to VCC-2V. See "Output Termination Recommendations" section. No Connect: Leave floating.
51, 52, 53, 54
32-49 17, 18, 19, 20 64
QB8 to QB0 QC1 to QC0 NC
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
3
Micrel, Inc.
Precision Edge(R) SY89531L
Absolute Maximum Ratings(Note 1)
Supply Voltage (VIN) ................................... -0.5V to +4.0V VCC Pin Potential to Ground Pin (All VCC) .. -0.5V to +4.0V Input Voltage (except XTAL 1,2 pins) (VIN) ... -0.5V to VCCI XTAL 1, 2 Input Voltage (VXTAL 1,2) ...... (VCC-1.9V) to VCC DC Output Current (IOUT) -LVPECL, HSTL outputs ..................................... -50mA Lead Temperature (soldering, 20 sec.) ..................... 260C Storage Temperature (TS) ....................... -65C to +150C
Operating Ratings(Note 2)
Supply Voltage VCCOA and VCCOC ...................................... 3.0V to 3.6V VCCOB ......................................................... 1.6V to 2.0V Ambient Temperature (TA) ............................. 0C to +85C Package Thermal Resistance (Junction-to-Ambient) With Die attach soldered to GND: TQFP (JA) Still-Air .............................................. 23C/W TQFP (JA) 200lfpm ............................................ 18C/W TQFP (JA) 500lfpm ............................................ 15C/W With Die attach NOT soldered to GND, Note 3 TQFP (JA) Still-Air .............................................. 44C/W TQFP (JA) 200lfpm ............................................ 36C/W TQFP (JA) 500lfpm ............................................ 30C/W Package Thermal Resistance (Junction-to-Case) TQFP (JC) ......................................................... 4.3C/W
DC ELECTRICAL CHARACTERISTICS
Power Supply Symbol VCCA VCC_Logic VCCOA/C VCCOB ICC
Note 1.
Parameter PLL and Logic Supply Voltage Bank A and C VCC Output Bank B VCC Output LVPECL/HSTL Total Supply Current
Condition Note 4
Min 3.0 3.0 1.6
Typ 3.3 3.3 1.8 230
Max 3.6 3.6 2.0 295
Units V V V mA
Note 5
--
Note 2. Note 3. Note 4. Note 5.
Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratlng conditions for extended periods may affect device reliability. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings. It is recommended that the user always solder the exposed die pad to a ground plane for enhanced heat dissipation. VCCA, VCC_LOGIC, VCCOA/C are not internally connected together inside the device. They must be connected together on the PCB. VCCOB is a separate supply. No load. Outputs floating, Banks A, B, and C enabled.
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
4
Micrel, Inc.
Precision Edge(R) SY89531L
DC ELECTRICAL CHARACTERISTICS
LVCMOS/LVTTL Input Control Logic (VCCA, VCC_LOGIC, VCCOA/C = +3.3V 10%) Symbol VIH VIL IIH IIL Parameter Input HIGH Voltage Input LOW Voltage Input HIGH Current Input LOW Current Condition Min 2.0 -- -- -- Typ -- -- -- -- Max -- 0.8 150 -300 Units V V A A
ExtVCO (Pins 5, 6) INPUT (All VCC pins except VCCOB = +3.3V 10%, VCCOB = +1.8V 10%) Symbol VID VIH VIL Parameter Differential Input Voltage Input HIGH Voltage Input LOW Voltage Condition Min 100 -- -0.3 Typ -- -- -- Max -- VCC +0.3 -- Units mV V V
100K LVPECL Output (All VCC pins except VCCOB = +3.3V 10%, VCCOB = +1.8V 10%)(Note 6) Symbol VOH VOL VBB VOUT Parameter Output HIGH Voltage Output LOW Voltage Output Reference Voltage Output Voltage Swing Condition Min Typ Max Units V V V mV VCC-1.145 VCC-1.020 VCC-0.895 VCC-1.945 VCC-1.820 VCC -1.695 VCC-1.325 VCC-1.425 VCC-1.525 -- 800 --
HSTL Output (Bank B QB0:8) (All VCC pins except VCCOB = +3.3V 10%, VCCOB = +1.8V 10%)(Note 7) Symbol VOUT VOH VOL
Note 6. Note 7.
Parameter Output Voltage Swing Output HIGH Voltage Output LOW Voltage
All LVPECL outputs loaded with 50 to VCC-2V. All HSTL outputs loaded with 50 to GND.
Condition
Min -- 1.0 0.2
Typ 800 -- --
Max -- 1.2 0.4
Units mV V V
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
5
Micrel, Inc.
Precision Edge(R) SY89531L
AC ELECTRICAL CHARACTERISTICS
VCC_LOGIC = VCCA = VCCOA/C = +3.3V 10%, VCCOB = +1.8V 10% Symbol fIN fOUT Parameter Xtal Input Frequency Range Output Frequency Range Condition Note 8 w/Internal VCO w/External VCO tVCO Internal VCO Frequency Range External VCO Frequency tskew Note 9 Within Device Skew Within-Bank PECL Within-Bank HSTL Between Banks Part-to-Part Skew tLOCK tJITTER Maximum PLL Lock Time Cycle-to-Cycle Jitter Period Jitter tpw (min) Minimum Pulse Width Target PLL Loop Bandwidth Feedback Divider Ratio: 72 Feedback Divider Ratio: 34 tDC tr, tf fOUT Duty Cycle Output Rise/Fall Time (20% to 80%)LVPECL_Out HSTL_Out Note 14 Note 13 Note 13 (Pk-to-Pk) (RMS) Note 11 Note 12 Note 10 Min 14 33.33 -- 600 -- -- -- -- -- -- -- -- -- 50 -- -- 45 -- 100 -- 5 5 1 -- 500 Typ -- -- -- -- -- -- -- -- -- -- -- 25 -- -- 1.0 2.0 50 250 -- -- -- -- -- -- -- Max 18 500 622.08 1000 1250 50 50 75 150 200 10 -- 50 -- -- -- 55 450 450 10 -- -- -- 1 -- Units MHz MHz MHz MHz MHz ps ps ps ps ps ms ps ps ns MHz MHz % ps ps ns ns ns VCO clock cycle s ps
tOUTPUT_RESET tHOLD_FSEL tSETUP_FSEL tOUTPUT_SYNC FSEL-to-Valid Output Transition Time tSETUP_OUT_SYNC
Note 8. Note 9. Note 10. Note 11. Note 12. Note 13. Note 14.
Fundamental mode crystal. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the same voltage and temperature. The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature. Cycle-to-cycle jitter definition: The variation in period between adjacent cycles over a random sample of adjacent cycle pairs. TJITTER_CC =Tn- Tn+1 where T is the time between rising edges of the output signal. Period Jitter definition: For a specified amount of time (i.e., 1ms), there are N periods of a signal, and Tn is defined as the average period of that signal. Period jitter is defined as the variation in the period of the output signal for corresponding edges relative to Tn. Using recommended loop filter components. See "Functional Description, External Loop Filter Considerations." See "Timing Diagrams."
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
6
Micrel, Inc.
Precision Edge(R) SY89531L
TIMING DIAGRAMS
Conditions: Internal VCO, unless otherwise stated.
VCO
FSEL
001
010
FOUT
OUT_SYNC tOUTPUT_SYNC tOUTPUT_RESET tHOLD_FSEL tSETUP_FSEL TIME
Frequency Programming (Internal VCO Clock)
VCO (ext.)
FSEL
001
010
FOUT
OUT_SYNC tOUTPUT_SYNC TIME
tOUTPUT_RESET
tSETUP_OUT_SYNC
Frequency Programming (External VCO Clock)
VCO
FSEL
001
010
FOUT
OUT_SYNC
fSEL to VALID OUTPUT TRANSITION TIME
TIME
Output Frequency Update to Valid Output
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
7
Micrel, Inc.
Precision Edge(R) SY89531L
FUNCTIONAL BLOCK DIAGRAM
FSEL_A0 (LSB)
OUT_Sync
VCC_Logic
VCC_Logic
FSEL_A1
FSEL_A2
VCCOA
VCCOB
/QA1
/QA0
GND
VCCA
QA0
QA1
NC
NC
NC
NC
1
2
3
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49 QB0 48 /QB0
3 VCO_SEL /ExtVCO ExtVCO Loop Ref Loop Filter GND 4 5 Buf 6 7 8 Mux 1 9 14MHz to 18MHz Clock Oscillator XTAL1 11 VCC--1.425V Reference or Bandgap Reference Phase Detector Charge Pump VCO
(600MHz to 1000MHz)
47 QB1 46 /QB1 45 QB2
0 = Internal VCO enabled 1 = Internal VCO disabled (default) VCO Select
2x 3-Bit Divider A 2, 4, 6, 8, 10, 12,18 5 A EN
44 /QB2 43 QB3 42 /QB3 41 QB4 40 /QB4
Buf 3-Bit Divider B 2, 4, 6, 8, 10, 12,18 9x B EN 3
XTAL2 10
39 QB5 38 /QB5 37 QB6 36 /QB6
VBB_Ref 12
14MHz to 18MHz
M-Divide 34, 36, 38, 40, 42 44, 48, 50, 52, 54 56, 60, 62, 66, 70, 72
600MHz to 1000MHz
(MSB) M3 13 M2 14 M1 15 (LSB) M0 16 2x
3-Bit Divider C 2, 4, 6, 8, 10, 12,18
C EN
35 QB7 34 /QB7 33 QB8
3 32 /QB8 31 VCCOB 29
GND
30 VCCOB
17
/QC1
18
QC1
19
/QC0
20
QC0
21
VCCOC
22
FSEL_C2
23
FSEL_C1
24
FSEL_C0 (LSB)
25
GND
26
FSEL_B2
27
FSEL_B1
28
FSEL_B0 (LSB)
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
8
Micrel, Inc.
Precision Edge(R) SY89531L
FUNCTIONAL DESCRIPTION
At the core of the SY89531L clock synthesizer is a precision PLL driven by 14MHz to 18MHz series resonant crystal. For users who wish to supply a TTL or LVPECL clock input, please use the SY89536L. The PLL output is sent to three banks of outputs. Each bank has its own programmable frequency divider, and the design is optimized to provide very low skew between banks, and very low jitter.
PLL Programming and Operation
IMPORTANT: If the internal VCO will be used, VCO_SEL must be tied LOW, and ExtVCO pins can be left unconnected. The internal VCO range is 600MHz to 1000MHz, and the feedback ratio is selectable via the MSEL divider control (M3:0 pins). The VCO_SEL pin must be tied low. The feedback ratio can be changed without powering the chip down. The PLL output is fed to three banks of outputs: Bank A, Bank B, and Bank C. Banks A and C each have two differential LVPECL output pairs. Bank B has nine differential HSTL output pairs. Each bank has a separate frequency divider circuit that can be reprogrammed on the fly. The FSEL_x0:2 (where x is A, B, or C) pins control the divider value. The FSEL divider can be programmed in ratios from 2 to 18, and the outputs of Banks A, B, and C can be synchronized after programming by pulsing the OUT_SYNC pin HIGH-LOWHIGH. Setting a value of 000 for FSEL is an output disable forcing the Q outputs to be LOW and the /Q outputs to be HIGH. Doing so will decrease power consumption by approximately 5mA per bank. To determine the correct settings for the SY89531L follow these steps: 1. Refer to the "Suggested Selections for Specific Customer Applications" section for common applications, as well as the formula used to compute the output frequency. 2. Determine the desired output frequency, such as 66MHz. 3. Choose a crystal frequency between 14MHz and 18MHz. In this example, we choose 18MHz for the crystal frequency. This results in an input/output ratio of 66/18. 4. Refer to the "Feedback Divide Select" table and the "Post-Divide Frequency Select" table to find values for MSEL and FSEL such that MSEL/FSEL equals the same 66/18 ratio. In this example, values of MSEL=44 and FSEL=12 work. 5. Make sure that XTAL (the crystal frequency) multiplied by MSEL is between 600MHz and 1000MHz. The user may need to experiment with different crystal frequencies to satisfy these requirements.
ExtVCO Input Interface The flexible ExtVCO inputs are designed to accept any differential or single-ended input signal within 300mV above VCC and 300mV below ground. Do not leave unused ExtVCO inputs floating. Tie either the true or complement inputs to ground, but not both. A logic zero is achieved by connecting the complement input to ground with the true input floating. For a TTL input, see "Input Interface for ExtVCO Pins" section, Figures 5a through 5h. Input Levels LVDS, CML and HSTL differential signals may be connected directly to the ExtVCO inputs. Depending on the actual worst case voltage seen, the minimum input voltage swing varies.
VCC
R2 990 EXTVCO R1 825 /EXTVCO R1 825 GND
R2 990
Figure 1. Simplified Input Structure
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
9
Micrel, Inc. Crystal Input and Oscillator Interface External Loop Filter Considerations
Precision Edge(R) SY89531L
The SY89531L features a fully integrated on-board oscillator to minimize system implementation costs. The oscillator is a series resonant, multivibrator type design, and thus, a series-resonant crystal is preferred, but not required. A parallel-resonant crystal can be used with the SY89531L with only a minor error in the desired frequency. A parallelresonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified; a few hundred ppm translates to kHz inaccuracies. In a general computer application this level of inaccuracy is immaterial. As the oscillator is somewhat sensitive to loading on its inputs, the user is advised to mount the crystal as close to the SY89531L as possible to avoid any board level parasitics. In addition, trace lengths should be matched. Figure 2 shows how to interface with a crystal. Table 1 illustrates the crystal specifications. Certain crystals may require a 10pF capacitor across XTAL1 and XTAL2 for proper operation. This is normally not required, but it is recommended that provisions be made for it.
The SY89531L features an external PLL loop filter that allows the user to tailor the PLL's behavior to their application and operating environment. We recommend using ceramic capacitors with NPO or X7R dielectric, as they have verylow effective series resistance. For applications that require ultra-low cycle-to-cycle jitter, use the components shown in Figure 3. The PLL loop bandwidth is a function of feedback divider ratio, and the external loop filter allows the user to compensate. For instance, the PLL's loop bandwidth can be decreased by using a smaller resistor in the loop filter. This results in less noise from the PLL input, but potentially more noise from the VCO. Refer to "AC Electrical Characteristics" for target PLL loop bandwidth. The designer should take care to keep the loop filter components on the same side of the board and as close as possible to the SY89531L's LOOP_REF and LOOP_FILTER pins. To insure minimal noise pick up on the loop filter, it is desirable to cut away the ground plane directly underneath the loop filter component pads and traces. However, the benefit may not be significant in all applications and one must be careful to not alter the characteristic impedance of nearby traces.
330 0.2F
SY89531L XTAL2 (Pin 26, SOIC) XTAL1 (Pin 25, SOIC)
Loop Filter
XTAL 16.666MHz Optional
470pF Loop Reference
Figure 3. External Loop Filter Connection
Quartz Crystal Selection: (1) Raltron Series Resonant: AS-16.666-S-SMD-T-MI (2) Raltron Parallel Resonant: AS-16.666-18-SMD-T-MI
Figure 2. Crystal Interface
Output Frequency: 14MHz-18MHz Mode of Oscillation: Fundamental Min Frequency Tolerance @25C Frequency Stability over 0C to 70C Operating Temperature Range Storage Temperature Range Aging (per yr/first 3 yrs) Load Capacitance Equivalent Series Resistance (ESR) Drive Level -- -- -20 -55 -- -- -- -- Typ 30 50 -- -- -- 18 (or series) -- 100 Max 50 100 +70 +125 5 -- 50 -- Unit ppm ppm C C ppm pF W
Table 1. Quartz Crystal Oscillator Specifications
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
10
Micrel, Inc. Power Supply Filtering Techniques
Precision Edge(R) SY89531L
As with any high-speed integrated circuit, power supply filtering is very important. At a minimum, VCCA, VCC_Logic, and all VCCO pins should be individually connected using a via to the power supply plane, and separate bypass capacitors should be used for each pin. To achieve optimal jitter performance, each power supply pin should use separate instances of the circuit shown in Figure 4.
"Power Supply" side Ferrite Bead* "Device" side VCC Pins 22F 1F 0.01F
*For VCC_Analog,VCC_TTL, VCC1, use ferrite bead = 200mA, 0.45 DC, Murata P/N BLM21A1025 *For VCC_OUT use ferrite bead = 3A, 0.025 DC, Murata, P/N BLM31P005 *Component size: 0805
output in the same manner as the normal output that is begin used. Unused output pairs can be left floating. Unused output banks can be switched off by tying the appropriate FSEL pins to ground. Unused output pairs that are in a bank that is disabled can be left floating, regardless of output driver type. LVPECL operation: * Typical voltage swing is 700mVPP to 800mVPP into 50. * Common mode voltage is VCC-1.3V, typical. * 100 termination across the output pair is NOT recommended for LVPECL. HSTL operation (Bank B): * Typical voltage swing is 250mVPP to 450mVPP into effective 50.
Thermal Considerations
Figure 4. Power Supply Filtering Output Logic Characteristics
This part has an exposed die pad for enhanced heat dissipation. We strongly recommend soldering the exposed pad to a ground plane. Where this is not possible, we recommend maintaining at least 500lfpm air flow. For additional information on exposed-pad characteristics and implementation details, see Amkor Technology's writeup at www.amkor.com.
See "Output Termination Recommendations" for illustrations. In cases where single-ended output is desired, the designer should terminate the unused complimentary
POST-DIVIDE FREQUENCY SELECT TABLE (FSEL)
FSEL_A2(1) (MSB) 0 0 0 0 1 1 1 1 FSEL_A1(1) 0 0 1 1 0 0 1 1 FSEL_A0(1) (LSB) 0 1 0 1 0 1 0 1 Output Divider Output Disable Function, all outputs: Q = LOW, /Q = HIGH VCO / 2 VCO / 4 VCO / 6 VCO / 8 VCO / 10 VCO / 12 VCO / 18
Note 1. Same dividers apply to FSEL_B (0:2) and FSEL_C (0:2).
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
11
Micrel, Inc.
Precision Edge(R) SY89531L
FEEDBACK DIVIDE SELECT TABLE (MSEL)
M3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
Note 1.
M2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
M1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
M0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
VCO Frequency(1) Ref x 34 Ref x 36 Ref x 38 Ref x 40 Ref x 42 Ref x 44 Ref x 48 Ref x 50 Ref x 52 Ref x 54 Ref x 56 Ref x 60 Ref x 62 Ref x 66 Ref x 70 Ref x 72
Ref = Crystal Frequency.
SUGGESTED SELECTIONS FOR SPECIFIC CUSTOMER APPLICATIONS(Notes 1, 2)
Protocol PCI Fast Ethernet 1/8 FC ESCON Rate (MHz) 33 100 133 200 FSEL (Post Divider) 18 6 6 4 MSEL (Feedback Div.) 36 40 52 50 XTAL (MHz) 16.67 15 15.36 16 FOUT 33 100 133 200
FOUT =
Note 1. Note 2.
(XTAL x MSEL)
FSEL
600MHz < (XTAL x MSEL) < 1000MHz. Where two settings provide the user with the identical desired frequency, the setting with the higher input reference frequency (and lower feedback divider) will usually have lower output jitter. However, the reference input frequency, as well as the VCO frequency, must be kept within their respective ranges.
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
12
Micrel, Inc.
Precision Edge(R) SY89531L
INPUT INTERFACE FOR EXTVCO PINS
VCC(DRIVER)
VCC VCC(DRIVER) VCC(DRIVER) VCC VCC(DRIVER)
TTL LVTTL
EXTVCO /EXTVCO 1% SY89531L EXTVCO CML 102 1% /EXTVCO SY89531L
Figure 5a. 3.3V "TTL"
Figure 5b. CML DC-Coupled
VCC(DRIVER)
VCC VCC(DRIVER)
EXTVCO
2.3V to 2.7V
3.0V to 3.6V
PECL /EXTVCO SY89531L 50 1% 50 1%
2.5V LVTTL
EXTVCO /EXTVCO 1% SY89531L
VCC--2V
Figure 5c. 2.5V "LVTTL"
Figure 5d. 3.3V LVPECL DC-Coupled
VCC(DRIVER)
VCC
VCC
CML 102 1%
EXTVCO /EXTVCO 3.92k 1% 3.92k 1% SY89531L
EXTVCO HSTL /EXTVCO 50 50 SY89531L
Figure 5e. HSTL
Figure 5f. CML AC-Coupled (Short Trace Lengths)
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
13
Micrel, Inc.
Precision Edge(R) SY89531L
VCC
VCC(DRIVER)
82 1%
82 1%
VCC
EXTVCO CML /EXTVCO 130 1% 130 1% SY89531L
VCC
EXTVCO LVDS 100 1% /EXTVCO SY89531L
Figure 5g. CML AC-Coupled (Long Trace Lengths)
Figure 5h. LVDS
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
14
Micrel, Inc.
Precision Edge(R) SY89531L
OUTPUT TERMINATION RECOMMENDATIONS
+3.3V
+3.3V
ZO = 50 ZO = 50
R1 130
R1 130
+3.3V
"Source"
R2 82
R2 82
"Destination" Vt = VCC -2V
Figure 6. PECL Parallel Termination Thevenin Equivalent (Note 1)
+3.3V
ZO = 50 ZO = 50 50 50
+3.3V
"Source" 50 Rb
"Destination" C1 (optional) 0.01F
Figure 7. LVPECL Three-Resistor "Y-Termination" (Notes 1, 2, 3)
+3.3V
ZO = 50 ZO = 50 50 50
+3.3V
Source
Destination
Figure 8. HSTL Differential Termination (Note 1)
Note 1. Note 2. Note 3.
Place termination resistors as close to destination inputs as possible. PECL Y-termination is a power-saving alternative to Thevenin termination. Rb resistor sets the DC bias voltage, equal to Vt. For +3.3V systems Rb = 46 to 50.
M9999-110405 hbwhelp@micrel.com or (408) 955-1690
15
Micrel, Inc.
Precision Edge(R) SY89531L
64-PIN EPAD-TQFP (DIE UP) (H64-1)
+0.05 -0.05 +0.002 -0.002
+0.05 -0.05 +0.012 -0.012
+0.03 -0.03 +0.012 -0.012
+0.15 -0.15 +0.006 -0.006
+0.05 -0.05 +0.002 -0.002
Rev. 02
Package EP- Exposed Pad
Die
CompSide Island
Heat Dissipation Heat Dissipation VEE Heavy Copper Plane VEE Heavy Copper Plane
PCB Thermal Consideration for 64-Pin EPAD-TQFP Package Package Notes: Note 1. Package meets Level 2 moisture sensitivity classification, and is shipped in dry-pack form. Note 2. Exposed pads must be soldered to a ground for proper thermal management.
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131
TEL
USA
+ 1 (408) 944-0800
FAX
+ 1 (408) 474-1000
WEB
http://www.micrel.com
The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. (c) 2005 Micrel, Incorporated. M9999-110405 hbwhelp@micrel.com or (408) 955-1690
16

▲Up To Search▲

Price & Availability of SY89531LHCTR

	To Download SY89531LHCTR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .