View AD6311QF_435063.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

AD6311
1/8- to 1/16 Duty VFD Controller/Driver Features
- 4-pin serial interface - Key scanning (12x4 matrices) - Programming display modes (16-digit & 12segment to 8-digit & 20-segment) - Programming dimming step - High-voltage output (VDD-35V max) - 5 channels LED ports - 4-pin general-purpose input port - Built-in oscillator - No external resistor necessary for driver outputs
General Description
The AD6311 is a VFD (Vacuum Fluorescent Display) controller/driver that is driven on a 1/8- to 1/16 duty factor (include key scan). It consists of 12 segment/key scan output lines, 8 grid output lines, 8 segment/grid output drive lines, a display memory, a control circuit, and a key scan circuit. Serial data is input to the AD6311 through a four-line serial interface.
Pin Assignments
Seg19 / Grid10 Seg18 / Grid11 Seg17 / Grid12 Seg16 / Grid13 Seg15 / Grid14 Seg14 / Grid15 28 Seg13 / Grid16 27 26 25 24 23 22 21 20 19 18 17 16 15 10 11 12 13 14
Seg20 / Grid9
Grid6
Grid7
Grid8
39
38
37
36
35
34
33
VDD
VEE
32
31
30
Grid5 Grid4 Grid3 Grid2 Grid1 VDD LED5 LED4 LED3 LED2 LED1 VSS OSC
40 41 42 43 44 45 46 47 48 49 50 51 52
29
Seg12 / KS12 Seg11 / KS11 Seg10 / KS10 Seg9 / KS9 Seg8 / KS8 Seg7 / KS7 Seg6 / KS6 Seg5 / KS5 Seg4 / KS4 Seg3 / KS3 Seg2 / KS2 Seg1 / KS1 VDD
1
2
3
4
5
6
7
8
Sw1
Sw2
Sw3
Sw4
DIN
9
Key1
Key2
Key3
DOUT
Use all the power pins.
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent accompany the sale of the product.
Key4
CLK
NC
STB
Rev. A5 Dec 29, 2003 1/11
AD6311
1/8- to 1/16 Duty VFD Controller/Driver Pin Descriptions
Symbol
DIN DOUT
Name
Data input Data output
No.
6
Description
STB
Strobe
CLK OSC Seg1/KS1 to Seg12/KS12 Grid1 to Grid8 Seg13/Grid16 to Seg20/Grid9 LED1 to LED5 KEY1 to KEY4 VDD VSS VEE SW1 to SW4 NC
Clock input Oscillator pin High-voltage output High-voltage output (Grid) High-voltage output (Segment/grid) LED output Key data input Logic power Logic ground Pull-down level Switch input NC
Input serial data at rising edge of shift clock, starting from the low order bit. Output serial data at the falling edge of the shift 5 clock, starting from low order bit. This is N-ch open-drain output pin. Initializes serial interface at the rising or falling edge of the AD6311. It then waits for reception of a command. Data input after STB falling is processed as a command. While command data is 9 processed, current processing is stopped, and the serial interface is initialized. While STB is high, CLK is ignored. Reads serial data at the rising edge, and outputs 8 data at the falling edge. Connect resistor in between this pin and Vdd to set 52 up the oscillation frequency. Multi-function pins, Segment output pins (Dual 15 to 26 function as key scan source) 37 to 44 Grid output pins 27 to 32 These pins are selectable for segment or grid 35, 36 driving. 46 to 50 CMOS output Data input to these pins is latched at the end of the 10 to 13 display cycle. 14, 33, 45 Logic power supply 51 34 1 to 4 7 Connect this pin to system GND. Driver power supply These pins constitute a 4-bit general-purpose input port. No connection
Ordering Information
AD6311X X X
Package Q: QFP-52L
Lead Blank: Normal F: Lead Free
Packing Blank : Tray
Anachip Corp. www.anachip.com.tw 2/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver Block Diagram
Command decoder DIN DOUT CLK STB VDD Serial I/F Display memory 20 bitX16Words Dimming circuit Segment driver Segment/grid driver Grid driver Seg1
20-bit output latch
20 Data selector 8
12
Seg12
R OSC
8
Seg13/Grid16
Timing generator key scan Key data memory (4X2) 16-bit shift register
Seg20/Grid9
8 Grid1 16 8
KEY1 to KEy4 SW1 to SW4
4
4
4-bit latch
5-bit latch LED1 LED5
Grid8
VDD Vss VEE
(+5V) (0V) (-30V)
Anachip Corp. www.anachip.com.tw 3/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver Absolute Maximum Ratings
Parameter Logic supply voltage Driver supply voltage Logic input voltage VFD driver output voltage LED driver output current VFD driver output current Operating ambient temperature Storage temperature (TA=25,VSS=0V ) Symbol VDD VEE VI1 VO2 IO1 IO2 TOPT TSTG Rating -0.5 to +7.0 VDD +0.5 to VDD -40 -0.5 to VDD +0.5 VEE-0.5 to VDD +0.5 +15 -40(grid) -15 (segment) -25 to +85 -50 to +125 Unit V V V V mA mA
Operating Conditions
Parameter Logic supply voltage High-level input voltage Low-level input voltage Driver supply voltage Symbol VDD VIH VIL VEE
(TA=0 to +70,VSS=0V) Conditions Min. 4.5 0.7*VDD 0 0 Typ. 5 Max. 5.5 VDD 0.3xVDD VDD-35 Unit V V V V
DC Characteristics
Parameter High-level output voltage Low-level output voltage Low-level output voltage High-level output current High-level output current Driver leakage current Output pull-down resistor High-level input voltage Low-level input voltage
(Ta=0 to 70, VDD=4.5 to 5.5V, VSS=0V, VEE=VDD-35V) Symbol VOH1 VOL1 VOL2 IOH21 IOH22 IOLEAK RL VIH VIL Conditions LED1-LED5,IOH1=-1mA LED1-LED5,IOL1=12mA DOUT,IOL2=2mA VO=VDD-2V,Seg1 to Seg12 VO=VDD-2V,Grid 1 to Grid8, Seg13/Grid16 to Seg20/Grid9 VO=VDD-35V, driver off Driver output Min. 0.9VDD -3 -15 50 0.7VDD 100 -10 150 0.3VDD Typ. Max. 1 0.4 Unit V V V mA mA A k V V
AC Characteristics
Parameter Oscillation frequency Maximum clock frequency Clock pulse width Strobe pulse width Data setup time Data hold time Clock-strobe time Wait time
Note: Refer to page 8.
(Ta=0 to +70,VDD=4.5 to 5.5 V) Symbol fOSC fmax. PWCLK PWSTB tSETUP tHOLD tCLK-STB tWAIT Conditions R=51 k Duty=50% Min. 350 500 1 100 100 1 1 Typ. 500 Max. 650 1 Unit KHZ MHZ ns s ns ns s s
CLKSTB CLKCLk(Note)
Anachip Corp. www.anachip.com.tw 4/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver Function Description
1.0 Command A command sets the display mode and status of the VFD driver. The first 1 byte input to the AD6311 through the Din pin after the STB pin has fallen is regarded as a command. If STB is made high while a command/data is transmitted, serial communication is initialized, and the command/data being transmitted is invalid (however, the command/data already transmitted remains valid). 1.1 Display mode setting command This command initializes the AD6311 and selects the number of segments and number of grids (8 grid & 20 segments to 16 grid & 12 segments). When this command is executed, display is forcibly turned off, and key scanning is also stopped. To resume display, a display ON command must be executed. If the same mode is selected, however, nothing is performed.
MSB 0 0 b3 b2 b1 b0 LSB
Don't care
Selects display mode 0xxx : 8 digits, 20 segments 1000: 9 digits, 19 segments 1001: 10 digits, 18 segments 1010: 11 digits, 17 segments 1011: 12 digits, 16 segments 1100: 13 digits, 15 segments 1101: 14 digits, 14 segments 1110: 15 digits, 13 segments 1111: 16 digits, 12 segments
On power application, the 16-digit, 12-segment mode is selected. 1.2 Data setting command This command sets data write and data read modes. On power application, the normal operation mode and address increment mode are set.
MSB 0 1 -
LSB b3 b2 b1 b0 Sets data write and read modes. 00: Writes data to display memory. 01: Writes data to LED port. 10: Reads key data. 11: Reads SW data. Sets address increment mode (display memory). 0: Incremenets address after data has been written. 1: Fixes address. Sets test mode 0: Normal operation 1: Test mode
Don't care
Anachip Corp. www.anachip.com.tw 5/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver
1.3 Address setting command This command sets an address of the display memory. If address 30H or higher is set, the data is ignored, until a correct address is set. On power application, the address is set to 00H.
MSB 1 1 LSB b5 b4 b3 b2 b1 b0 Address (00H-2FH)
1.4 Display control command
MSB 1 0 LSB b3 b2 b1 b0 Sets dimming quantity. 000: Sets pulse width to 1/16. 001: Sets pulse width to 2/16. 010: Sets pulse width to 4/16. 011: Sets pulse width to 10/16. 100: Sets pulse width to 11/16. 101: Sets pulse width to 12/16. 110: Sets pulse width to 13/16. 111: Sets pulse width to 14/16.
Don't care
Tums on/off display. 0: Display off (key scan continues ) 1: Display on
On power application, the 1/16-pulse width is set, the display is turned off and key scanning is stopped. 2.0 Display RAM Address and Display Mode The display RAM stores the data transmitted from an external device to the AD6311 through the serial interface, and is assigned addresses as follows, in units of 8 bits: Seg8 Seg1 Seg4 00 HU 00 HL 03 HL 03 HU 06 HL 06 HU 09 HL 09 HU 0 CHL 0 CHU 0 FHL 0 FHU 12 HL 12 HU 15 HL 15 HU 18 HL 18 HU 1 BHL 1 BHU 1 EHL 1 EHU 21 HL 21 HU 24 HL 24 HU 27 HL 27 HU 2 AHL 2 AHU 2 DHL 2 DHU
b0
Seg12 01 HL 04 HL 07 HL 0 AHL 0 DHL 10 HL 13 HL 16 HL 19 HL 1 CHL 1 FHL 22 HL 25 HL 28 HL 2 BHL 2 EHL
Seg16 01 HU 04 HU 07 HU 0 AHU 0 DHU 10 HU 13 HU 16 HU 19 HU 1 CHU 1 FHU 22 HU 25 HU 28 HU 2 BHU 2 EHU
02 HL 05 HL 08 HL 0 BHL 0 EHL 11 HL 14 HL 17 HL 1 AHL 1 DHL 20 HL 23 HL 26 HL 29 HL 2 CHL 2 FHL
Seg20
GRID1 GRID2 GRID3 GRID4 GRID5 GRID6 GRID7 GRID8 GRID9 GRID10 GRID11 GRID12 GRID13 GRID14 GRID15 GRID16
XX HL
b3 b4
XXHU
b7
Anachip Corp. www.anachip.com.tw 6/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver
Lower 4 bits Higher 4 bits
Only the lower 4 bits of the addresses assigned to Seg17 through Seg20 are valid, and the higher 4 bits are ignored. 3.0 LED Port Data is written to the LED port by a write command, starting from the least significant bit of the port. When a bit of this port is 0, the corresponding LED lights; when the bit is 1, the LED goes off . The data of bits 6 through 8 is ignored.
MSB LSB b4 b3 b2 b1 b0 LED1 Don't care LED2 LED3 LED4 LED5
On power application, all the LEDs remain dark. 4.0 Key Matrix and Key-Input data Storage RAM The key matrix is of 12x4 configuration, as shown below.
KEY1 KEY2 KEY3 KEY4
Seg1/KS1
Seg2/KS2
Seg3/KS3
Seg4/KS4
Seg5/KS5
Seg6/KS6
Seg7/KS7
Seg8/KS8
Seg9/KS9
Seg10/KS10
Seg11/KS11
The data of each key is stored as illustrated below, and is read by a read command, starting from the least significant bit. When the most significant bit of data (Seg12 b7) has been read, the least significant bit of the next data (Seg1 b0) is read.
KEY1...KEY4 KEY1...KEY4
Seg1/KS1 Seg3/KS3 Seg5/KS5 Seg7/KS7 Seg9/KS9 Seg11/KS11 b0--------b3
Anachip Corp. www.anachip.com.tw
Seg2/KS2 Seg4/KS4 Seg6/KS6 Seg8/KS8 Seg10/KS10 Seg12/KS12 b4--------b7 Reading sequence
Seg12/KS12
Rev. A5 Dec 29, 2003 7/11
AD6311
1/8- to 1/16 Duty VFD Controller/Driver
5.0 SW Data The SW data is read by a read command, starting from the least significant bit. Bits 5 through 8 of the SW data are 0.
MSB 0 0 0 0 LSB b3 b2 b1 b0 SW1 SW2 SW3 SW4
Timing Diagram
(1) Serial Communication Format Reception (command/write data)
If data continues STB
DIN
b0
b1
b2
b6
b7
CLK
1
2
3
7
8
Transmission (read data)
STB DIN CLK DOUT Data reading command is set. b0 1 b1 2 b2 3 b3 4 b4 5 b5 6 b6 7 b7 8 tWAIT (Note) 1 b0 2 b1 3 b2 4 b3 5 b4 6 b5
Data reading starts.
Because the DOUT pin is an N-ch, open-drain output pin, be sure to connect an external pull-up resistor to this pin (1k to 10 k).
Note : When data is read, a wait time tWAIT of 1 s is necessary since the rising of the eighth clock that has set the command, until the falling of the first clock that has read the data.
Anachip Corp. www.anachip.com.tw 8/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver
(2) Key Scanning and Display Timing
TDISP 500s Key scan data DIG2 DIG3 DIGn DIG1
SEG Output
DIG1
Grid1
Grid2
1/16 TDISP
Gird3
Gridn
1 frame = TDISPx (n+1)
One cycle of key scanning consists of two frames, and data of 12x 4 matrices is stored in RAM.
AC characteristic waveform
fosc OSC 50%
PWSTB STB PWCLK PWCLK tCLK-STB
CLK
tSETUP DIN
tHOLD
tPZL DOUT tTZH
tPLZ
Sn/Gn
90% 10%
tTHZ
Anachip Corp. www.anachip.com.tw 9/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver
Applications Updating display memory by incrementing address
STB
CLK
DIN
Command 1
Command 2
Command 3
Data 1
Data n
Command 4
Command 1: sets display mode Command 2: sets data(write data to display memory) Command 3: sets address Data 1 to n: transfers display data (48 bytes max.) Command 4: controls display Updating specific display memory
STB
CLK
DIN
Command 1
Command 2
Data
Command 2
Data
Command 1: sets data Command 2: sets address Data: display data
Anachip Corp. www.anachip.com.tw 10/11
Rev. A5 Dec 29, 2003
AD6311
1/8- to 1/16 Duty VFD Controller/Driver Package Information
52 pins QFP dimension
17.2 0.5 14.0 0.5
Unit: mm
2.7(MAX.)
39 40
27 26
14.0 17.2 0.5 0.5
52 1 13
14
0.15 TYP.
1.6 TYP.
0.4 TYP.
1.0 TYP.
0.88 TYP.
Marking Information
Top view
Part Number
AC AD6311 X XX XX XXX
Logo Blank: Nomal F: Lead Free Package ID code: internal Nth week: 01~52 Year: "01" = 2001 "02" = 2002
QFP52
Anachip Corp. www.anachip.com.tw 11/11
Rev. A5 Dec 29, 2003

▲Up To Search▲

Price & Availability of AD6311QF

	To Download AD6311QF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .