 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 D Highest-Performance Floating-Point Digital D D D D D D Signal Processors (DSPs): C6713/C6713B - Eight 32-Bit Instructions/Cycle - 32/64-Bit Data Word - 300-, 225-, 200-MHz (GDP), and 200-, 167-MHz (PYP) Clock Rates - 3.3-, 4.4-, 5-, 6-Instruction Cycle Times - 2400/1800, 1800 /1350 , 1600 /1200 , and 1336 /1000 MIPS /MFLOPS - Rich Peripheral Set, Optimized for Audio - Highly Optimized C/C++ Compiler Advanced Very Long Instruction Word (VLIW) TMS320C67x DSP Core - Eight Independent Functional Units: - Two ALUs (Fixed-Point) - Four ALUs (Floating- and Fixed-Point) - Two Multipliers (Floating- and Fixed-Point) - Load-Store Architecture With 32 32-Bit General-Purpose Registers - Instruction Packing Reduces Code Size - All Instructions Conditional Instruction Set Features - Native Instructions for IEEE 754 - Single- and Double-Precision - Byte-Addressable (8-, 16-, 32-Bit Data) - 8-Bit Overflow Protection - Saturation; Bit-Field Extract, Set, Clear; Bit-Counting; Normalization L1/L2 Memory Architecture - 4K-Byte L1P Program Cache (Direct-Mapped) - 4K-Byte L1D Data Cache (2-Way) - 256K-Byte L2 Memory Total: 64K-Byte L2 Unified Cache/Mapped RAM, and 192K-Byte Additional L2 Mapped RAM Device Configuration - Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot - Endianness: Little Endian, Big Endian 32-Bit External Memory Interface (EMIF) - Glueless Interface to SRAM, EPROM, Flash, SBSRAM, and SDRAM - 512M-Byte Total Addressable External Memory Space Enhanced Direct-Memory-Access (EDMA) Controller (16 Independent Channels) D 16-Bit Host-Port Interface (HPI) D Two Multichannel Audio Serial Ports D D D D D D D D D D Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. TMS320C67x and PowerPAD are trademarks of Texas Instruments. I2C Bus is a trademark of Philips Electronics N.V. Corporation All trademarks are the property of their respective owners. IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture. These values are compatible with existing 1.26V designs. This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics. (McASPs) - Two Independent Clock Zones Each (1 TX and 1 RX) - Eight Serial Data Pins Per Port: Individually Assignable to any of the Clock Zones - Each Clock Zone Includes: - Programmable Clock Generator - Programmable Frame Sync Generator - TDM Streams From 2-32 Time Slots - Support for Slot Size: 8, 12, 16, 20, 24, 28, 32 Bits - Data Formatter for Bit Manipulation - Wide Variety of I2S and Similar Bit Stream Formats - Integrated Digital Audio Interface Transmitter (DIT) Supports: - S/PDIF, IEC60958-1, AES-3, CP-430 Formats - Up to 16 transmit pins - Enhanced Channel Status/User Data - Extensive Error Checking and Recovery Two Inter-Integrated Circuit Bus (I2C Bus) Multi-Master and Slave Interfaces Two Multichannel Buffered Serial Ports: - Serial-Peripheral-Interface (SPI) - High-Speed TDM Interface - AC97 Interface Two 32-Bit General-Purpose Timers Dedicated GPIO Module With 16 pins (External Interrupt Capable) Flexible Phase-Locked-Loop (PLL) Based Clock Generator Module IEEE-1149.1 (JTAG) Boundary-Scan-Compatible Package Options: - 208-Pin PowerPAD Plastic (Low-Profile) Quad Flatpack (PYP) - 272-Ball, Ball Grid Array Package (GDP) 0.13-m/6-Level Copper Metal Process - CMOS Technology 3.3-V I/Os, 1.2-V Internal (GDP & PYP) 3.3-V I/Os, 1.4-V Internal (GDP) (300 MHz only) Copyright 2004, Texas Instruments Incorporated POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 1 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table of Contents GDP 272-Ball BGA package (bottom view) . . . . . . . . . . . . . 3 PYP PowerPAD QFP package (top view) . . . . . . . . . . . . . 8 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 device characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 functional block and CPU (DSP core) diagram . . . . . . . . . . 12 CPU (DSP core) description . . . . . . . . . . . . . . . . . . . . . . . . . 13 memory map summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 peripheral register descriptions . . . . . . . . . . . . . . . . . . . . . . . 17 signal groups description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 device configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 configuration examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 debugging considerations . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 terminal functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 documentation support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 CPU CSR register description . . . . . . . . . . . . . . . . . . . . . . . . 66 cache configuration (CCFG) register description (13B) . . . 68 interrupts and interrupt selector . . . . . . . . . . . . . . . . . . . . . . . 69 external interrupt sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71 EDMA module and EDMA selector . . . . . . . . . . . . . . . . . . . . 72 PLL and PLL controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 multichannel audio serial port (McASP) peripherals . . . . . 82 I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 general-purpose input/output (GPIO) . . . . . . . . . . . . . . . . . . 88 power-down mode logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . power-supply sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . power-supply decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . IEEE 1149.1 JTAG compatibility statement . . . . . . . . . . . . . 89 91 92 92 EMIF device speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EMIF big endian mode correctness [C6713B only] . . . bootmode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . absolute maximum ratings over operating case temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . recommended operating conditions . . . . . . . . . . . . . . . . electrical characteristics over recommended ranges of supply voltage and operating case temperature . parameter measurement information . . . . . . . . . . . . . . signal transition levels . . . . . . . . . . . . . . . . . . . . . . . . . . . timing parameters and board routing analysis . . . . . . input and output clocks . . . . . . . . . . . . . . . . . . . . . . . . . . asynchronous memory timing . . . . . . . . . . . . . . . . . . . . synchronous-burst memory timing . . . . . . . . . . . . . . . . synchronous DRAM timing . . . . . . . . . . . . . . . . . . . . . . . HOLD/HOLDA timing . . . . . . . . . . . . . . . . . . . . . . . . . . . BUSREQ timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . reset timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . external interrupt timing . . . . . . . . . . . . . . . . . . . . . . . . . multichannel audio serial port (McASP) timing . . . . . . inter-integrated circuits (I2C) timing . . . . . . . . . . . . . . . host-port interface timing . . . . . . . . . . . . . . . . . . . . . . . . multichannel buffered serial port timing . . . . . . . . . . . . timer timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . general-purpose input/output (GPIO) port timing . . . . JTAG test-port timing . . . . . . . . . . . . . . . . . . . . . . . . . . . mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 95 96 97 98 99 100 100 101 103 107 110 112 118 119 120 122 123 126 129 133 143 144 145 146 149 2 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 GDP 272-Ball BGA package (bottom view) Y VSS VSS ED18 BE2 ARDY EA2 DVDD EA7 EA9 ECLKOUT ECLKIN CLKOUT2/ GP[2] VSS EA14 EA16 EA18 DVDD EA20 VSS VSS W VSS CVDD DVDD ED17 VSS CE2 EA4 EA6 DVDD AOE/ SDRAS/ SSOE VSS DVDD EA11 EA13 EA15 VSS EA19 CE1 CVDD VSS V ED20 ED19 CVDD ED16 BE3 CE3 EA3 EA5 EA8 EA10 ARE/ SDCAS/ SSADS AWE/ SDWE/ SSWE DVDD EA12 DVDD EA17 CE0 CVDD DVDD BE0 U ED22 ED21 ED23 VSS DVDD CVDD DVDD VSS VSS CVDD CVDD DVDD VSS CVDD CVDD DVDD VSS EA21 BE1 VSS T ED24 ED25 DVDD VSS VSS ED13 ED15 ED14 R DVDD ED27 ED26 CVDD CVDD DVDD ED11 ED12 P ED28 ED29 ED30 VSS VSS ED9 VSS ED10 N SCL0 SDA0 ED31 VSS VSS ED6 ED7 ED8 M CLKR1/ AXR0[6] DR1/ SDA1 FSR1/ AXR0[7] VSS VSS VSS VSS VSS VSS DVDD ED4 ED5 L FSX1 DX1/ AXR0[5] CLKX1/ AMUTE0 CVDD VSS VSS VSS VSS CVDD ED2 ED3 CVDD K CVDD VSS CLKS0/ AHCLKR0 CVDD VSS VSS VSS VSS CVDD ED0 ED1 VSS J DR0/ AXR0[0] DVDD FSR0/ AFSR0 VSS VSS VSS VSS VSS HOLD HOLDA BUS REQ HINT/ GP[1] H FSX0/ AFSX0 DX0/ AXR0[1] CLKR0/ ACLKR0 VSS VSS DVDD HRDY/ ACLKR1 HHWIL/ AFSR1 G TOUT0/ AXR0[2] TINP0/ AXR0[3] CLKX0/ ACLKX0 VSS VSS HCNTL0/ AXR1[3] HCNTL1/ AXR1[1] HR/W/ AXR1[0] F TOUT1/ AXR0[4] TINP1/ AHCLKX0 DVDD CVDD CVDD HDS2/ AXR1[5] VSS HCS/ AXR1[2] E CLKS1/ SCL1 VSS GP[7] (EXT_INT7) VSS VSS HAS/ ACLKX1 HDS1/ AXR1[6] HD0/ AXR1[4] D DVDD GP[6] (EXT_INT6) EMU2 VSS CVDD CVDD RSV VSS EMU0 CLKOUT3 CVDD RSV VSS CVDD CVDD DVDD VSS HD2/ AFSX1 DVDD HD1/ AXR1[7] GP[5] GP[4]/ C (EXT_INT5)/ (EXT_INT4)/ AMUTEIN0 AMUTEIN1 CVDD CLK MODE0 PLLHV VSS CVDD VSS VSS DVDD EMU4 RSV NMI HD14/ GP[14] HD12/ GP[12] HD9/ GP[9] HD10/ GP[10] HD6/ AHCLKR1 CVDD HD4/ GP[0] HD3/ AMUTE1 B VSS CVDD DVDD VSS RSV TRST TMS DVDD EMU1 EMU3 RSV EMU5 DVDD HD15/ GP[15] VSS HD8/ GP[8] HD5/ AHCLKX1 CVDD VSS A VSS VSS CLKIN CVDD RSV TCK TDI TDO CVDD CVDD VSS RSV RESET VSS HD13/ GP[13] HD11/ GP[11] DVDD HD7/ GP[3] 18 VSS VSS 1 2 3 4 5 6 7 Shading denotes the GDP package pin functions that drop out on the PYP package. 8 9 10 11 12 13 14 15 16 17 19 20 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 3 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 GDP 272-Ball BGA package (bottom view) (continued) Table 1. Terminal Assignments for the 272-Ball GDP Package (in Order of Ball No.) BALL NO. A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 VSS VSS CLKIN CVDD RSV TCK TDI TDO CVDD CVDD VSS RSV RESET VSS HD13/GP[13] HD11/GP[11] DVDD HD7/GP[3] VSS VSS VSS CVDD DVDD VSS RSV TRST TMS DVDD EMU1 EMU3 RSV EMU5 DVDD HD15/GP[15] VSS HD10/GP[10] HD8/GP[8] HD5/AHCLKX1 CVDD VSS SIGNAL NAME BALL NO. C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 SIGNAL NAME GP[5](EXT_INT5)/AMUTEIN0 GP[4](EXT_INT4)/AMUTEIN1 CVDD CLKMODE0 PLLHV VSS CVDD VSS VSS DVDD EMU4 RSV NMI HD14/GP[14] HD12/GP[12] HD9/GP[9] HD6/AHCLKR1 CVDD HD4/GP[0] HD3/AMUTE1 DVDD GP[6](EXT_INT6) EMU2 VSS CVDD CVDD RSV VSS EMU0 CLKOUT3 CVDD RSV VSS CVDD CVDD DVDD VSS HD2/AFSX1 DVDD HD1/AXR1[7] Shading denotes the GDP package pin functions that drop out on the PYP package. 4 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 1. Terminal Assignments for the 272-Ball GDP Package (in Order of Ball No.) (Continued) BALL NO. E1 E2 E3 E4 E17 E18 E19 E20 F1 F2 F3 F4 F17 F18 F19 F20 G1 G2 G3 G4 G17 G18 G19 G20 H1 H2 H3 H4 H17 H18 H19 H20 J1 J2 J3 J4 J9 J10 J11 J12 VSS GP[7](EXT_INT7) VSS VSS HAS/ACLKX1 HDS1/AXR1[6] HD0/AXR1[4] TOUT1/AXR0[4] TINP1/AHCLKX0 DVDD CVDD CVDD HDS2/AXR1[5] VSS HCS/AXR1[2] TOUT0/AXR0[2] TINP0/AXR0[3] CLKX0/ACLKX0 VSS VSS HCNTL0/AXR1[3] HCNTL1/AXR1[1] HR/W/AXR1[0] FSX0/AFSX0 DX0/AXR0[1] CLKR0/ACLKR0 VSS VSS DVDD HRDY/ACLKR1 HHWIL/AFSR1 DR0/AXR0[0] DVDD FSR0/AFSR0 VSS VSS VSS VSS VSS SIGNAL NAME CLKS1/SCL1 BALL NO. J17 J18 J19 J20 K1 K2 K3 K4 K9 K10 K11 K12 K17 K18 K19 K20 L1 L2 L3 L4 L9 L10 L11 L12 L17 L18 L19 L20 M1 M2 M3 M4 M9 M10 M11 M12 M17 M18 M19 M20 HOLD HOLDA BUSREQ HINT/GP[1] CVDD VSS CLKS0/AHCLKR0 CVDD VSS VSS VSS VSS CVDD ED0 ED1 VSS FSX1 DX1/AXR0[5] CLKX1/AMUTE0 CVDD VSS VSS VSS VSS CVDD ED2 ED3 CVDD CLKR1/AXR0[6] DR1/SDA1 FSR1/AXR0[7] VSS VSS VSS VSS VSS VSS DVDD ED4 ED5 SIGNAL NAME Shading denotes the GDP package pin functions that drop out on the PYP package. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 5 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 1. Terminal Assignments for the 272-Ball GDP Package (in Order of Ball No.) (Continued) BALL NO. N1 N2 N3 N4 N17 N18 N19 N20 P1 P2 P3 P4 P17 P18 P19 P20 R1 R2 R3 R4 R17 R18 R19 R20 T1 T2 T3 T4 T17 T18 T19 T20 U1 U2 U3 U4 U5 U6 U7 U8 SCL0 SDA0 ED31 VSS VSS ED6 ED7 ED8 ED28 ED29 ED30 VSS VSS ED9 VSS ED10 DVDD ED27 ED26 CVDD CVDD DVDD ED11 ED12 ED24 ED25 DVDD VSS VSS ED13 ED15 ED14 ED22 ED21 ED23 VSS DVDD CVDD DVDD VSS SIGNAL NAME BALL NO. U9 U10 U11 U12 U13 U14 U15 U16 U17 U18 U19 U20 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 W1 W2 W3 W4 W5 W6 W7 W8 VSS CVDD CVDD DVDD VSS CVDD CVDD DVDD VSS EA21 BE1 VSS ED20 ED19 CVDD ED16 BE3 CE3 EA3 EA5 EA8 EA10 ARE/SDCAS/SSADS AWE/SDWE/SSWE DVDD EA12 DVDD EA17 CE0 CVDD DVDD BE0 VSS CVDD DVDD ED17 VSS CE2 EA4 EA6 SIGNAL NAME Shading denotes the GDP package pin functions that drop out on the PYP package. 6 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 1. Terminal Assignments for the 272-Ball GDP Package (in Order of Ball No.) (Continued) BALL NO. W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 W20 Y1 Y2 Y3 Y4 DVDD AOE/SDRAS/SSOE VSS DVDD EA11 EA13 EA15 VSS EA19 CE1 CVDD VSS VSS VSS ED18 BE2 SIGNAL NAME BALL NO. Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 Y16 Y17 Y18 Y19 Y20 ARDY EA2 DVDD EA7 EA9 ECLKOUT ECLKIN CLKOUT2/GP[2] VSS EA14 EA16 EA18 DVDD EA20 VSS VSS SIGNAL NAME Shading denotes the GDP package pin functions that drop out on the PYP package. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 7 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PYP PowerPAD QFP package (top view) PYP 208-PIN PowerPAD PLASTIC QUAD FLATPACK (PQFP) ( TOP VIEW ) 156 155 154 153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132 131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 HD4/GP[0] HD2/AFSX1 HD3/AMUTE1 HAS /ACLKX1 HD1/AXR1[7] HDS1/AXR1[6] HDS2/AXR1[5] CV DD VSS HD0/AXR1[4] HCNTL0/AXR1[3] HCS/AXR1[2] HCNTL1/AXR1[1] HR/ W/AXR1[0] VSS DV DD HRDY/ACLKR1 HHWIL/AFSR1 HOLD HOLDA BUSREQ HINT/GP[1] VSS CV DD ED0 ED1 ED2 ED3 ED5 ED4 DV DD VSS CV DD ED8 ED7 ED6 ED10 ED9 ED12 ED11 CV DD VSS DV DD ED14 ED15 ED13 BE0 EA21 BE1 DV DD VSS CV DD CVDD VSS HD5/AHCLKX1 HD8/GP[8] HD6/AHCLKR1 DVDD VSS HD7/GP[3] HD9/GP[9] HD10/GP[10] HD11/GP[11] HD12/GP[12] CVDD VSS CVDD HD13/GP[13] HD14/GP[14] HD15/GP[15] NMI RESET CVDD RSV RSV RSV RSV VSS DVDD CLKOUT3 EMU1 EMU0 TDO DVDD VSS CVDD TDI TMS TCK VSS CVDD CVDD TRST RSV VSS RSV CVDD PLLHV VSS CLKIN CLKMODE0 DVDD VSS CVDD 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 CVDD CE1 CE0 EA20 EA19 EA17 DVDD VSS CVDD EA18 EA15 EA12 EA16 EA13 EA14 CVDD VSS DVDD EA11 VSS DVDD AWE/SDWE/SSWE CLKOUT2/GP[2] VSS CVDD ARE/SDCAS/SSADS ECLKIN ECLKOUT EA10 AOE/SDRAS/SSOE EA9 VSS DVDD EA8 EA7 EA6 EA5 CVDD VSS DVDD EA4 EA3 EA2 CE2 CVDD VSS DVDD CE3 ARDY DVDD VSS CVDD 8 GP[4](EXT_INT4)/AMUTEIN1 GP[6](EXT_INT6) CV DD VSS DV DD GP[5](EXT_INT5)/AMUTEIN0 GP[7](EXT_INT7) CLKS1/SCL1 DV DD VSS CV DD TINP1/AHCLKX0 TOUT1/AXR0[4] CV DD VSS CLKX0/ACLKX0 TINP0/AXR0[3] TOUT0/AXR0[2] CLKR0/ACLKR0 DX0/AXR0[1] FSX0/AFSX0 CV DD VSS FSR0/AFSR0 DV DD VSS DR0/AXR0[0] CLKS0/AHCLKR0 CV DD VSS FSX1 DX1/AXR0[5] CLKX1/AMUTE0 VSS CV DD CLKR1/AXR0[6] DR1/SDA1 FSR1/AXR0[7] VSS CV DD SCL0 SDA0 CV DD DV DD VSS CV DD DV DD VSS VSS CV DD CV DD VSS POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 description The TMS320C67xt DSPs (including the TMS320C6713 and TMS320C6713B devices) compose the floating-point DSP generation in the TMS320C6000t DSP platform. The C6713 and C6713B devices are based on the high-performance, advanced very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications. Operating at 225 MHz, the C6713/13B delivers up to 1350 million floating-point operations per second (MFLOPS), 1800 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 450 million multiply-accumulate operations per second (MMACS). Operating at 300 MHz, the C6713B delivers up to 1800 million floating-point operations per second (MFLOPS), 2400 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 600 million multiply-accumulate operations per second (MMACS). The C6713/13B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 4K-Byte direct-mapped cache and the Level 1 data cache (L1D) is a 4K-Byte 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 256K-Byte memory space that is shared between program and data space. 64K Bytes of the 256K Bytes in L2 memory can be configured as mapped memory, cache, or combinations of the two. The remaining 192K Bytes in L2 serves as mapped SRAM. The C6713/13B has a rich peripheral set that includes two Multichannel Audio Serial Ports (McASPs), two Multichannel Buffered Serial Ports (McBSPs), two Inter-Integrated Circuit (I2C) buses, one dedicated General-Purpose Input/Output (GPIO) module, two general-purpose timers, a host-port interface (HPI), and a glueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronous peripherals. The two McASP interface modules each support one transmit and one receive clock zone. Each of the McASP has eight serial data pins which can be individually allocated to any of the two zones. The serial port supports time-division multiplexing on each pin from 2 to 32 time slots. The C6713/13B has sufficient bandwidth to support all 16 serial data pins transmitting a 192 kHz stereo signal. Serial data in each zone may be transmitted and received on multiple serial data pins simultaneously and formatted in a multitude of variations on the Philips Inter-IC Sound (I2S) format. In addition, the McASP transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430 encoded data channels simultaneously, with a single RAM containing the full implementation of user data and channel status fields. The McASP also provides extensive error-checking and recovery features, such as the bad clock detection circuit for each high-frequency master clock which verifies that the master clock is within a programmed frequency range. The two I2C ports on the TMS320C6713/13B allow the DSP to easily control peripheral devices and communicate with a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used to communicate with serial peripheral interface (SPI) mode peripheral devices. The TMS320C6713/13B device has two bootmodes: from the HPI or from external asynchronous ROM. For more detailed information, see the bootmode section of this data sheet. The TMS320C67x DSP generation is supported by the TI eXpressDSPt set of industry benchmark development tools, including a highly optimizing C/C++ Compiler, the Code Composer Studiot Integrated Development Environment (IDE), JTAG-based emulation and real-time debugging, and the DSP/BIOSt kernel. TMS320C6000, eXpressDSP, Code Composer Studio, and DSP/BIOS are trademarks of Texas Instruments. Throughout the remainder of this document, the TMS320C6713 and TMS320C6713B shall be referred to as TMS320C67x or C67x or 13/13B where generic, and where specific, their individual full device part numbers will be used or abbreviated as C6713, C6713B, 13, or 13B, etc. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 9 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 device characteristics Table 2 provides an overview of the C6713/C6713B DSPs. The table shows significant features of the each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count. For more details on the C67x DSP device part numbers and part numbering, see Table 24 and Figure 12. Table 2. Characteristics of the C6713 and C6713B Processors HARDWARE FEATURES Peripherals EMIF EDMA (16 Channels) HPI (16 bit) McASPs I2Cs McBSPs 32-Bit Timers GPIO Module Size (Bytes) On-Chip Memory Organization Control Status Register (CSR.[31:16]) For the C6713/13B BSDL file, contact your Field Sales Representative. MHz 300, 225, 200 3.3 ns (C6713BGDP-300) 4.4 ns (C6713BGDP-225) 5 ns (C6713BGDPA-200) 4.4 ns (C6713GDP-225) 5 ns (C6713GDPA-200) 1.20 V (C6713/C6713B) 1.4 V (C6713B-300) 3.3 V /1, /2, /3, ..., /32 x4, x5, x6, ..., x25 /1, /2, /3, ..., /32 272-Ball BGA (GDP) - - 208-Pin PowerPAD PQFP (PYP) 200, 167 5 ns (C6713BPYP-200) 6 ns (C6713BPYPA-167) 5 ns (C6713PYP-200) 6 ns (C6713PYPA-167) 1.2 V INTERNAL CLOCK SOURCE SYSCLK3 or ECLKIN CPU clock frequency SYSCLK2 AUXCLK, SYSCLK2 SYSCLK2 SYSCLK2 1/2 of SYSCLK2 SYSCLK2 C6713/C6713B (FLOATING-POINT DSPs) GDP 1 (32 bit) 1 1 2 2 2 2 1 264K 4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified L2 Cache/Mapped RAM 192KB L2 Mapped RAM 0x0203 PYP 1 (16 bit) Not all peripheral pins are available at the same time. (For more details, see the Device Configuration section.) P ih l f i Peripheral performance is dependent on chip-level configuration. CPU ID+CPU Rev ID BSDL File Frequency Cycle Time ns Voltage Core (V) I/O (V) Clock Generator Options Prescaler Multiplier Postscaler 27 x 27 mm Packages 28 x 28 mm PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. AUXCLK is the McASP internal high-frequency clock source for serial transfers. SYSCLK2 is the McASP system clock used for the clock check (high-frequency) circuit. This value is compatible with existing 1.26V designs. C67x is a trademark of Texas Instruments. 10 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 2. Characteristics of the C6713 and C6713B Processors (Continued) HARDWARE FEATURES Process Technology Product Status Product Preview (PP) Advance Information (AI) Production Data (PD) INTERNAL CLOCK SOURCE C6713/C6713B (FLOATING-POINT DSPs) 0.13 PD (13) PD (13, 13B) m PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice. ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. AUXCLK is the McASP internal high-frequency clock source for serial transfers. SYSCLK2 is the McASP system clock used for the clock check (high-frequency) circuit. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 11 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 functional block and CPU (DSP core) diagram C6713/13B Digital Signal Processors 32 EMIF L1P Cache Direct Mapped 4K Bytes Total McASP1 L2 Cache/ Memory 4 Banks 64K Bytes Total (up to 4-Way) C67x CPU Instruction Fetch Instruction Dispatch Control Registers Control Logic Test In-Circuit Emulation Interrupt Control McASP0 McBSP1 Instruction Decode Data Path A Data Path B B Register File Pin Multiplexing McBSP0 A Register File Enhanced DMA Controller (16 channel) L2 Memory 192K Bytes I2C1 .L1 .S1 .M1 .D1 .D2 .M2 .S2 .L2 I2C0 Timer 1 L1D Cache 2-Way Set Associative 4K Bytes Timer 0 Clock Generator and PLL x4 through x25 Multiplier /1 through /32 Dividers Power-Down Logic GPIO 16 HPI In addition to fixed-point instructions, these functional units execute floating-point instructions. EMIF interfaces to: -SDRAM -SBSRAM -SRAM, -ROM/Flash, and -I/O devices McBSPs interface to: -SPI Control Port -High-Speed TDM Codecs -AC97 Codecs -Serial EEPROM McASPs interface to: -I2S Multichannel ADC, DAC, Codec, DIR -DIT: Multiple Outputs 12 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 CPU (DSP core) description The TMS320C6713/13B floating-point digital signal processor is based on the C67x CPU. The CPU fetches advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures. The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU (see the functional block and CPU diagram and Figure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle. The C67x CPU executes all C62x instructions. In addition to C62x fixed-point instructions, the six out of eight functional units (.L1, .S1, .M1, .M2, .S2, and .L2) also execute floating-point instructions. The remaining two functional units (.D1 and .D2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle. Another key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C67x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle. The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 13 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 CPU (DSP core) description (continued) src1 .L1 src2 dst long dst long src 8 8 LD1 32 MSB ST1 32 32 Data Path A long src long dst dst .S1 src1 src2 8 8 .M1 dst src1 src2 LD1 32 LSB DA1 .D1 dst src1 src2 DA2 .D2 src2 src1 dst LD2 32 LSB src2 .M2 src1 dst src2 Data Path B src1 .S2 dst long dst long src 8 8 In addition to fixed-point instructions, these functional units execute floating-point instructions. Figure 1. TMS320C67x CPU (DSP Core) Data Paths 14 POST OFFICE BOX 1443 AA AA LD2 32 MSB ST2 32 32 long src long dst dst .L2 src2 8 8 src1 * HOUSTON, TEXAS 77251-1443 A AAAAA AAAAA AAAAA AAAAAA AAAAA AAAAA AAAAAA AAAAA AAAAAA AAAAA AAAAA AAAAAA AAAAA AAAAA A AAAAAA AAAAAA AAAAA AAAAA AAAAA AAAAA AAAAA A AAAAAA AAAAAA AAAAA AAAAAA AAAAA AAAAA AAAAAA AAAAA AAAAA AAAAAA AAAAA AAAAAA AAAAA AAAAA AAAAA Register File A (A0-A15) 2X 1X Register File B (B0-B15) Control Register File AA A A AA A AAAA A AA A AAAA AA AAAAA AA AAAAA AAAAA AAAAA A AAAA A A AAAA A AAAAA AA A AAAA A AA A AA A AAAA A AAAA A AA A AAAA A AA A AAAA A AAAAA A AAAA A A AAAA A A AAAA A A AAAA A AAAAA AA A A AA A AAAA A AAAA A A AAAA A AA A AAAA AAAAA A AA A AAAA A AAAAA A AAAA A A AAAA A A A A AAAA AA AAAAA AA AAAAA AA AAAAA AA A AAAA A AA A AAAA A AA AA AA AA TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 memory map summary Table 3 shows the memory map address ranges of the C6713/13B devices. Table 3. TMS320C6713/13B Memory Map Summary MEMORY BLOCK DESCRIPTION Internal RAM (L2) Internal RAM/Cache Reserved External Memory Interface (EMIF) Registers L2 Registers Reserved HPI Registers McBSP 0 Registers McBSP 1 Registers Timer 0 Registers Timer 1 Registers Interrupt Selector Registers Device Configuration Registers Reserved EDMA RAM and EDMA Registers Reserved GPIO Registers Reserved I2C0 Registers I2C1 Registers Reserved McASP0 Registers McASP1 Registers Reserved PLL Registers Reserved Emulation Registers Reserved QDMA Registers Reserved Reserved McBSP0 Data Port McBSP1 Data Port Reserved McASP0 Data Port McASP1 Data Port Reserved EMIF CE0 EMIF CE1 EMIF CE2 EMIF CE3 Reserved BLOCK SIZE (BYTES) 192K 64K 24M - 256K 256K 128K 128K 256K 256K 256K 256K 256K 512 4 256K - 516 256K 768K 16K 240K 16K 16K 16K 16K 16K 160K 8K 264K 256K 4M 52 16M - 52 720M 64M 64M 64M 1M 1M 1G + 62M 256M 256M 256M 256M 1G HEX ADDRESS RANGE 0000 0000 - 0002 FFFF 0003 0000 - 0003 FFFF 0004 0000 - 017F FFFF 0180 0000 - 0183 FFFF 0184 0000 - 0185 FFFF 0186 0000 - 0187 FFFF 0188 0000 - 018B FFFF 018C 0000 - 018F FFFF 0190 0000 - 0193 FFFF 0194 0000 - 0197 FFFF 0198 0000 - 019B FFFF 019C 0000 - 019C 01FF 019C 0200 - 019C 0203 019C 0204 - 019F FFFF 01A0 0000 - 01A3 FFFF 01A4 0000 - 01AF FFFF 01B0 0000 - 01B0 3FFF 01B0 4000 - 01B3 FFFF 01B4 0000 - 01B4 3FFF 01B4 4000 - 01B4 7FFF 01B4 8000 - 01B4 BFFF 01B4 C000 - 01B4 FFFF 01B5 0000 - 01B5 3FFF 01B5 4000 - 01B7 BFFF 01B7 C000 - 01B7 DFFF 01B7 E000 - 01BB FFFF 01BC 0000 - 01BF FFFF 01C0 0000 - 01FF FFFF 0200 0000 - 0200 0033 0200 0034 - 02FF FFFF 0300 0000 - 2FFF FFFF 3000 0000 - 33FF FFFF 3400 0000 - 37FF FFFF 3800 0000 - 3BFF FFFF 3C00 0000 - 3C0F FFFF 3C10 0000 - 3C1F FFFF 3C20 0000 - 7FFF FFFF 8000 0000 - 8FFF FFFF 9000 0000 - 9FFF FFFF A000 0000 - AFFF FFFF B000 0000 - BFFF FFFF C000 0000 - FFFF FFFF The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 15 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 L2 memory structure expanded Figure 2 shows the detail of the L2 memory structure. L2 Mode 000 001 010 011 111 0x0000 0000 L2 Memory Block Base Address 208K SRAM 192K SRAM 256K SRAM (All) 240K SRAM 224K SRAM 192K-Byte RAM 0x0003 0000 64K 4-Way Cache 48K 3-Way Cache 32K 2-Way Cache 16K 1-Way Cache Figure 2. L2 Memory Configuration 16 POST OFFICE BOX 1443 IIIIIIIIII IIIIIIIIII IIIIIIIIII 16K-Byte RAM 16K-Byte RAM 16K-Byte RAM 16K-Byte RAM 0x0003 4000 0x0003 8000 0x0003 C000 0x0003 FFFF * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions Table 4 through Table 17 identify the peripheral registers for the C6713/C6713B devices by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names and their descriptions, see the specific peripheral reference guide listed in the TMS320C6000 DSP Peripherals Overview Reference Guide (literature number SPRU190). Table 4. EMIF Registers HEX ADDRESS RANGE 0180 0000 0180 0004 0180 0008 0180 000C 0180 0010 0180 0014 0180 0018 0180 001C 0180 0020 0180 0024 - 0183 FFFF ACRONYM GBLCTL CECTL1 CECTL0 - CECTL2 CECTL3 SDCTL SDTIM SDEXT - EMIF global control EMIF CE1 space control EMIF CE0 space control Reserved EMIF CE2 space control EMIF CE3 space control EMIF SDRAM control EMIF SDRAM refresh control EMIF SDRAM extension Reserved REGISTER NAME Table 5. L2 Cache Registers HEX ADDRESS RANGE 0184 0000 0184 4000 0184 4004 0184 4010 0184 4014 0184 4020 0184 4024 0184 4030 0184 4034 0184 5000 0184 5004 0184 8200 0184 8204 0184 8208 0184 820C 0184 8240 0184 8244 0184 8248 0184 824C 0184 8280 0184 8284 0184 8288 0184 828C 0184 82C0 0184 82C4 0184 82C8 0184 82CC 0184 82D0 - 0185 FFFF ACRONYM CCFG L2WBAR L2WWC L2WIBAR L2WIWC L1PIBAR L1PIWC L1DWIBAR L1DWIWC L2WB L2WBINV MAR0 MAR1 MAR2 MAR3 MAR4 MAR5 MAR6 MAR7 MAR8 MAR9 MAR10 MAR11 MAR12 MAR13 MAR14 MAR15 - Cache configuration register L2 writeback base address register L2 writeback word count register L2 writeback-invalidate base address register L2 writeback-invalidate word count register L1P invalidate base address register L1P invalidate word count register L1D writeback-invalidate base address register L1D writeback-invalidate word count register L2 writeback all register L2 writeback-invalidate all register Controls CE0 range 8000 0000 - 80FF FFFF Controls CE0 range 8100 0000 - 81FF FFFF Controls CE0 range 8200 0000 - 82FF FFFF Controls CE0 range 8300 0000 - 83FF FFFF Controls CE1 range 9000 0000 - 90FF FFFF Controls CE1 range 9100 0000 - 91FF FFFF Controls CE1 range 9200 0000 - 92FF FFFF Controls CE1 range 9300 0000 - 93FF FFFF Controls CE2 range A000 0000 - A0FF FFFF Controls CE2 range A100 0000 - A1FF FFFF Controls CE2 range A200 0000 - A2FF FFFF Controls CE2 range A300 0000 - A3FF FFFF Controls CE3 range B000 0000 - B0FF FFFF Controls CE3 range B100 0000 - B1FF FFFF Controls CE3 range B200 0000 - B2FF FFFF Controls CE3 range B300 0000 - B3FF FFFF Reserved REGISTER NAME POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 17 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 6. Interrupt Selector Registers HEX ADDRESS RANGE 019C 0000 019C 0004 019C 0008 019C 000C - 019F FFFF ACRONYM MUXH MUXL EXTPOL - REGISTER NAME Interrupt multiplexer high Interrupt multiplexer low External interrupt polarity Reserved COMMENTS Selects which interrupts drive CPU interrupts 10-15 (INT10-INT15) Selects which interrupts drive CPU interrupts 4-9 (INT04-INT09) Sets the polarity of the external interrupts (EXT_INT4-EXT_INT7) Table 7. Device Registers HEX ADDRESS RANGE ACRONYM REGISTER DESCRIPTION Allows the user to control peripheral selection. This register also offers the user control of the EMIF input clock source. For more detailed information on the device configuration register, see the Device Configurations section of this data sheet. Identifies which CPU and defines the silicon revision of the CPU. This register also offers the user control of device operation. For more detailed information on the CPU Control Status Register, see the CPU CSR Register Description section of this data sheet. 019C 0200 DEVCFG Device Configuration 019C 0204 - 019F FFFF - Reserved N/A CSR CPU Control Status Register Table 8. EDMA Parameter RAM HEX ADDRESS RANGE 01A0 0000 - 01A0 0017 01A0 0018 - 01A0 002F 01A0 0030 - 01A0 0047 01A0 0048 - 01A0 005F 01A0 0060 - 01A0 0077 01A0 0078 - 01A0 008F 01A0 0090 - 01A0 00A7 01A0 00A8 - 01A0 00BF 01A0 00C0 - 01A0 00D7 01A0 00D8 - 01A0 00EF 01A0 00F0 - 01A0 00107 01A0 0108 - 01A0 011F 01A0 0120 - 01A0 0137 01A0 0138 - 01A0 014F 01A0 0150 - 01A0 0167 01A0 0168 - 01A0 017F 01A0 0180 - 01A0 0197 01A0 0198 - 01A0 01AF ... 01A0 07E0 - 01A0 07F7 01A0 07F8 - 01A0 07FF ACRONYM - - - - - - - - - - - - - - - - - - - - REGISTER NAME Parameters for Event 0 (6 words) or Reload/Link Parameters for other Event Parameters for Event 1 (6 words) or Reload/Link Parameters for other Event Parameters for Event 2 (6 words) or Reload/Link Parameters for other Event Parameters for Event 3 (6 words) or Reload/Link Parameters for other Event Parameters for Event 4 (6 words) or Reload/Link Parameters for other Event Parameters for Event 5 (6 words) or Reload/Link Parameters for other Event Parameters for Event 6 (6 words) or Reload/Link Parameters for other Event Parameters for Event 7 (6 words) or Reload/Link Parameters for other Event Parameters for Event 8 (6 words) or Reload/Link Parameters for other Event Parameters for Event 9 (6 words) or Reload/Link Parameters for other Event Parameters for Event 10 (6 words) or Reload/Link Parameters for other Event Parameters for Event 11 (6 words) or Reload/Link Parameters for other Event Parameters for Event 12 (6 words) or Reload/Link Parameters for other Event Parameters for Event 13 (6 words) or Reload/Link Parameters for other Event Parameters for Event 14 (6 words) or Reload/Link Parameters for other Event Parameters for Event 15 (6 words) or Reload/Link Parameters for other Event Reload/link parameters for Event 0-15 Reload/link parameters for Event 0-15 ... Reload/link parameters for Event 0-15 Scratch pad area (2 words) The C6713/13B device has 85 EDMA parameters total: 16 Event/Reload parameters and 69 Reload-only parameters. 18 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) For more details on the EDMA parameter RAM 6-word parameter entry structure, see Figure 3. 31 Word 0 Word 1 Word 2 Word 3 Word 4 Word 5 EDMA Channel Options Parameter (OPT) EDMA Channel Source Address (SRC) Array/Frame Count (FRMCNT) Array/Frame Index (FRMIDX) Element Count Reload (ELERLD) Element Count (ELECNT) Element Index (ELEIDX) Link Address (LINK) EDMA Channel Destination Address (DST) 0 EDMA Parameter OPT SRC CNT DST IDX RLD Figure 3. EDMA Channel Parameter Entries (6 Words) for Each EDMA Event Table 9. EDMA Registers HEX ADDRESS RANGE 01A0 0800 - 01A0 FEFC 01A0 FF00 01A0 FF04 01A0 FF08 - 01A0 FF0B 01A0 FF0C 01A0 FF1F - 01A0 FFDC 01A0 FFE0 01A0 FFE4 01A0 FFE8 01A0 FFEC 01A0 FFF0 01A0 FFF4 01A0 FFF8 01A0 FFFC 01A1 0000 - 01A3 FFFF ACRONYM - ESEL0 ESEL1 - ESEL3 - PQSR CIPR CIER CCER ER EER ECR ESR - Reserved EDMA event selector 0 EDMA event selector 1 Reserved EDMA event selector 3 Reserved Priority queue status register Channel interrupt pending register Channel interrupt enable register Channel chain enable register Event register Event enable register Event clear register Event set register Reserved REGISTER NAME POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 19 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 10. Quick DMA (QDMA) and Pseudo Registers HEX ADDRESS RANGE 0200 0000 0200 0004 0200 0008 0200 000C 0200 0010 0200 0014 - 0200 001C 0200 0020 0200 0024 0200 0028 0200 002C 0200 0030 ACRONYM QOPT QSRC QCNT QDST QIDX - QSOPT QSSRC QSCNT QSDST QSIDX QDMA options parameter register QDMA source address register QDMA frame count register QDMA destination address register QDMA index register Reserved QDMA pseudo options register REGISTER NAME QDMA pseudo source address register QDMA pseudo frame count register QDMA pseudo destination address register QDMA pseudo index register All the QDMA and Pseudo registers are write-accessible only Table 11. PLL Controller Registers HEX ADDRESS RANGE 01B7 C000 01B7 C004 - 01B7 C0FF 01B7 C100 01B7 C104 - 01B7 C10F 01B7 C110 01B7 C114 01B7 C118 01B7 C11C 01B7 C120 01B7 C124 01B7 C128 - 01B7 DFFF ACRONYM PLLPID - PLLCSR - PLLM PLLDIV0 PLLDIV1 PLLDIV2 PLLDIV3 OSCDIV1 - Reserved PLL control/status register Reserved PLL multiplier control register PLL controller divider 0 register PLL controller divider 1 register PLL controller divider 2 register PLL controller divider 3 register Oscillator divider 1 register Reserved REGISTER NAME Peripheral identification register (PID) [C6713/13B value: 0x00010801 for PLL Controller] 20 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 12. McASP0 and McASP1 Registers HEX ADDRESS RANGE McASP0 3C00 0000 - 3C00 FFFF McASP1 3C10 0000 - 3C10 FFFF ACRONYM REGISTER NAME McASPx receive buffer or McASPx transmit buffer via the Peripheral Data Bus. (Used when RSEL or XSEL bits = 0 [these bits are located in the RFMT or XFMT registers, respectively].) Peripheral Identification register [13/13B value: 0x00100101 for McASP0 and for McASP1] Power down and emulation management register Reserved Reserved Pin function register Pin direction register Pin data out register Pin data in / data set register Read returns: PDIN Writes affect: PDSET Pin data clear register Reserved Global control register Mute control register Digital Loop-back control register DIT mode control register Reserved Alias of GBLCTL containing only Receiver Reset bits, allows transmit to be reset independently from receive. Receiver format unit bit mask register Receive bit stream format register Receive frame sync control register Receive clock control register High-frequency receive clock control register Receive TDM slot 0-31 register Receiver interrupt control register Status register - Receiver Current receive TDM slot register Receiver clock check control register Reserved Alias of GBLCTL containing only Transmitter Reset bits, allows transmit to be reset independently from receive. Transmit format unit bit mask register Transmit bit stream format register Transmit frame sync control register Transmit clock control register High-frequency Transmit clock control register RBUF/XBUFx 01B4 C000 01B4 C004 01B4 C008 01B4 C00C 01B4 C010 01B4 C014 01B4 C018 01B4 C01C 01B4 C020 01B4 C024 - 01B4 C040 01B4 C044 01B4 C048 01B4 C04C 01B4 C050 01B4 C054 - 01B4 C05C 01B4 C060 01B4 C064 01B4 C068 01B4 C06C 01B4 C070 01B4 C074 01B4 C078 01B4 C07C 01B4 C080 01B4 C084 01B4 C088 01B4 C08C - 01B4 C09C 01B4 C0A0 01B4 C0A4 01B4 C0A8 01B4 C0AC 01B4 C0B0 01B4 C0B4 01B5 0000 01B5 0004 01B5 0008 01B5 000C 01B5 0010 01B5 0014 01B5 0018 01B5 001C 01B5 0020 01B5 0024 - 01B5 0040 01B5 0044 01B5 0048 01B5 004C 01B5 0050 01B5 0054 - 01B5 005C 01B5 0060 01B5 0064 01B5 0068 01B5 006C 01B5 0070 01B5 0074 01B5 0078 01B5 007C 01B5 0080 01B5 0084 01B5 0088 01B5 008C - 01B5 009C 01B5 00A0 01B5 00A4 01B5 00A8 01B5 00AC 01B5 00B0 01B5 00B4 MCASPPIDx PWRDEMUx - - PFUNCx PDIRx PDOUTx PDIN/PDSETx PDCLRx - GBLCTLx AMUTEx DLBCTLx DITCTLx - RGBLCTLx RMASKx RFMTx AFSRCTLx ACLKRCTLx AHCLKRCTLx RTDMx RINTCTLx RSTATx RSLOTx RCLKCHKx - XGBLCTLx XMASKx XFMTx AFSXCTLx ACLKXCTLx AHCLKXCTLx POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 21 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 12. McASP0 and McASP1 Registers (Continued) HEX ADDRESS RANGE McASP0 01B4 C0B8 01B4 C0BC 01B4 C0C0 01B4 C0C4 01B4 C0C8 01B4 C0D0 - 01B4 C0FC 01B4 C100 01B4 C104 01B4 C108 01B4 C10C 01B4 C110 01B4 C114 01B4 C118 01B4 C11C 01B4 C120 01B4 C124 01B4 C128 01B4 C12C 01B4 C130 01B4 C134 01B4 C138 01B4 C13C 01B4 C140 01B4 C144 01B4 C148 01B4 C14C 01B4 C150 01B4 C154 01B4 C158 01B4 C15C 01B4 C160 - 01B4 C17C 01B4 C180 01B4 C184 01B4 C188 01B4 C18C 01B4 C190 01B4 C194 01B4 C198 01B4 C19C 01B4 C1A0 - 01B4 C1FC McASP1 01B5 00B8 01B5 00BC 01B5 00C0 01B5 00C4 01B5 00C8 01B5 00CC - 01B5 00FC 01B5 0100 01B5 0104 01B5 0108 01B5 010C 01B5 0110 01B5 0114 01B5 0118 01B5 011C 01B5 0120 01B5 0124 01B5 0128 01B5 012C 01B5 0130 01B5 0134 01B5 0138 01B5 013C 01B5 0140 01B5 0144 01B5 0148 01B5 014C 01B5 0150 01B5 0154 01B5 0158 01B5 015C 01B5 0160 - 01B5 017C 01B5 0180 01B5 0184 01B5 0188 01B5 018C 01B5 0190 01B5 0194 01B5 0198 01B5 019C 01B5 01A0 - 01B5 01FC ACRONYM XTDMx XINTCTLx XSTATx XSLOTx XCLKCHKx - DITCSRA0x DITCSRA1x DITCSRA2x DITCSRA3x DITCSRA4x DITCSRA5x DITCSRB0x DITCSRB1x DITCSRB2x DITCSRB3x DITCSRB4x DITCSRB5x DITUDRA0x DITUDRA1x DITUDRA2x DITUDRA3x DITUDRA4x DITUDRA5x DITUDRB0x DITUDRB1x DITUDRB2x DITUDRB3x DITUDRB4x DITUDRB5x - SRCTL0x SRCTL1x SRCTL2x SRCTL3x SRCTL4x SRCTL5x SRCTL6x SRCTL7x - REGISTER NAME Transmit TDM slot 0-31 register Transmit interrupt control register Status register - Transmitter Current transmit TDM slot Transmit clock check control register Reserved Left (even TDM slot) channel status register file Left (even TDM slot) channel status register file Left (even TDM slot) channel status register file Left (even TDM slot) channel status register file Left (even TDM slot) channel status register file Left (even TDM slot) channel status register file Right (odd TDM slot) channel status register file Right (odd TDM slot) channel status register file Right (odd TDM slot) channel status register file Right (odd TDM slot) channel status register file Right (odd TDM slot) channel status register file Right (odd TDM slot) channel status register file Left (even TDM slot) user data register file Left (even TDM slot) user data register file Left (even TDM slot) user data register file Left (even TDM slot) user data register file Left (even TDM slot) user data register file Left (even TDM slot) user data register file Right (odd TDM slot) user data register file Right (odd TDM slot) user data register file Right (odd TDM slot) user data register file Right (odd TDM slot) user data register file Right (odd TDM slot) user data register file Right (odd TDM slot) user data register file Reserved Serializer 0 control register Serializer 1 control register Serializer 2 control register Serializer 3 control register Serializer 4 control register Serializer 5 control register Serializer 6 control register Serializer 7 control register Reserved 22 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 12. McASP0 and McASP1 Registers (Continued) HEX ADDRESS RANGE McASP0 01B4 C200 01B4 C204 01B4 C208 01B4 C20C 01B4 C210 01B4 C214 01B4 C218 01B4 C21C 01B4 C220 - 01B4 C27C 01B4 C280 01B4 C284 01B4 C288 01B4 C28C 01B4 C290 01B4 C294 01B4 C298 01B4 C29C 01B4 C2A0 - 01B4 FFFF McASP1 01B5 0200 01B5 0204 01B5 0208 01B5 020C 01B5 0210 01B5 0214 01B5 0218 01B5 021C 01B5 C220 - 01B5 027C 01B5 0280 01B5 0284 01B5 0288 01B5 028C 01B5 0290 01B5 0294 01B5 0298 01B5 029C 01B5 02A0 - 01B5 3FFF ACRONYM XBUF0x XBUF1x XBUF2x XBUF3x XBUF4x XBUF5x XBUF6x XBUF7x - RBUF0x RBUF1x RBUF2x RBUF3x RBUF4x RBUF5x RBUF6x RBUF7x - REGISTER NAME Transmit Buffer for Serializer 0 through configuration bus Transmit Buffer for Serializer 1 through configuration bus Transmit Buffer for Serializer 2 through configuration bus Transmit Buffer for Serializer 3 through configuration bus Transmit Buffer for Serializer 4 through configuration bus Transmit Buffer for Serializer 5 through configuration bus Transmit Buffer for Serializer 6 through configuration bus Transmit Buffer for Serializer 7 through configuration bus Reserved Receive Buffer for Serializer 0 through configuration bus Receive Buffer for Serializer 1 through configuration bus Receive Buffer for Serializer 2 through configuration bus Receive Buffer for Serializer 3 through configuration bus Receive Buffer for Serializer 4 through configuration bus Receive Buffer for Serializer 5 through configuration bus Receive Buffer for Serializer 6 through configuration bus Receive Buffer for Serializer 7 through configuration bus Reserved The transmit buffers for serializers 0 - 7 are accessible to the CPU via the peripheral bus if the XSEL bit = 1 (XFMT register). The receive buffers for serializers 0 - 7 are accessible to the CPU via the peripheral bus if the RSEL bit = 1 (RFMT register). Table 13. I2C0 and I2C1 Registers HEX ADDRESS RANGE I2C0 01B4 0000 01B4 0004 01B4 0008 01B4 000C 01B4 0010 01B4 0014 01B4 0018 01B4 001C 01B4 0020 01B4 0024 01B4 0028 01B4 002C 01B4 0030 01B4 0034 01B4 0038 01B4 003C - 01B4 3FFF I2C1 01B4 4000 01B4 4004 01B4 4008 01B4 400C 01B4 4010 01B4 4014 01B4 4018 01B4 401C 01B4 4020 01B4 4024 01B4 4028 01B4 402C 01B4 4030 01B4 4034 01B4 4038 01B4 403C - 01B4 7FFF ACRONYM I2COARx I2CIERx I2CSTRx I2CCLKLx I2CCLKHx I2CCNTx I2CDRRx I2CSARx I2CDXRx I2CMDRx I2CISRCx - I2CPSCx I2CPID10 I2CPID11 I2CPID20 I2CPID21 - REGISTER DESCRIPTION I2Cx own address register I2Cx interrupt enable register I2Cx interrupt status register I2Cx clock low-time divider register I2Cx clock high-time divider register I2Cx data count register I2Cx data receive register I2Cx slave address register I2Cx data transmit register I2Cx mode register I2Cx interrupt source register Reserved I2Cx prescaler register I2Cx Peripheral Identification register 1 [C6713/13B value: 0x0000 0103] I2Cx Peripheral Identification register 2 [C6713/13B value: 0x0000 0005] Reserved POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 23 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 14. HPI Registers HEX ADDRESS RANGE - - 0188 0000 0188 0004 - 018B FFFF ACRONYM HPID HPIA HPIC - REGISTER NAME HPI data register HPI address register HPI control register Reserved COMMENTS Host read/write access only Host read/write access only Both Host/CPU read/write access Table 15. Timer 0 and Timer 1 Registers HEX ADDRESS RANGE TIMER 0 0194 0000 TIMER 1 0198 0000 ACRONYM REGISTER NAME COMMENTS Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin. Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency. Contains the current value of the incrementing counter. - CTLx Timer x control register 0194 0004 0198 0004 PRDx Timer x period register 0194 0008 0194 000C - 0197 FFFF 0198 0008 0198 000C - 019B FFFF CNTx - Timer x counter register Reserved Table 16. McBSP0 and McBSP1 Registers HEX ADDRESS RANGE McBSP0 018C 0000 3000 0000 - 33FF FFFF 018C 0004 3000 0000 - 33FF FFFF 018C 0008 018C 000C 018C 0010 018C 0014 018C 0018 018C 001C 018C 0020 018C 0024 018C 0028 - 018F FFFF McBSP1 0190 0000 3400 0000 - 37FF FFFF 0190 0004 3400 0000 - 37FF FFFF 0190 0008 0190 000C 0190 0010 0190 0014 0190 0018 0190 001C 0190 0020 0190 0024 0190 0028 - 0193 FFFF ACRONYM REGISTER DESCRIPTION McBSPx data receive register via Configuration Bus DRRx DRRx DXRx DXRx SPCRx RCRx XCRx SRGRx MCRx RCERx XCERx PCRx - The CPU and EDMA controller can only read this register; they cannot write to it. McBSPx data receive register via Peripheral Data Bus McBSPx data transmit register via Configuration Bus McBSPx data transmit register via Peripheral Data Bus McBSPx serial port control register McBSPx receive control register McBSPx transmit control register McBSPx sample rate generator register McBSPx multichannel control register McBSPx receive channel enable register McBSPx transmit channel enable register McBSPx pin control register Reserved 24 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 peripheral register descriptions (continued) Table 17. GPIO Registers HEX ADDRESS RANGE 01B0 0000 01B0 0004 01B0 0008 01B0 000C 01B0 0010 01B0 0014 01B0 0018 01B0 001C 01B0 0020 01B0 0024 01B0 0028 - 01B0 3FFF ACRONYM GPEN GPDIR GPVAL - GPDH GPHM GPDL GPLM GPGC GPPOL - REGISTER NAME GPIO enable register GPIO direction register GPIO value register Reserved GPIO delta high register GPIO high mask register GPIO delta low register GPIO low mask register GPIO global control register GPIO interrupt polarity register Reserved POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 25 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 signal groups description CLKIN CLKOUT2/GP[2] CLKOUT3 CLKMODE0 PLLHV Clock/PLL Oscillator TMS TDO TDI TCK TRST EMU0 EMU1 EMU2 EMU3 EMU4 EMU5 Reset and Interrupts RESET NMI GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5)/AMUTEIN0 GP[4](EXT_INT4)/AMUTEIN1 HD4/GP[0] IEEE Standard 1149.1 (JTAG) Emulation Control/Status HD15/GP[15] HD14/GP[14] HD13/GP[13] HD12/GP[12] HD11/GP[11] HD10/GP[10] HD9/GP[9] HD8/GP[8] HD7/GP[3] HD6/AHCLKR1 HD5/AHCLKX1 HD4/GP[0] HD3/AMUTE1 HD2/AFSX1 HD1/AXR1[7] HD0/AXR1[4] HPI (Host-Port Interface) HAS/ACLKX1 HR/W/AXR1[0] HCS/AXR1[2] HDS1/AXR1[6] HDS2/AXR1[5] HRDY/ACLKR1 HINT/GP[1] HCNTL0/AXR1[3] HCNTL1/AXR1[1] Control Data Register Select Half-Word Select HHWIL/AFSR1 These external pins are applicable to the GDP package only. The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. For more details, see the External Interrupt Sources section of this data sheet. For more details on interrupt sharing, see the TMS320C6000 DSP Interrupt Selector Reference Guide (literature number SPRU646). All of these pins are external interrupt sources. For more details, see the External Interrupt Sources section of this data sheet. NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. Figure 4. CPU (DSP Core) and Peripheral Signals 26 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 signal groups description (continued) HD15/GP[15] HD14/GP[14] HD13/GP[13] HD12/GP[12] HD11/GP[11] HD10/GP[10] HD9/GP[9] HD8/GP[8] GPIO GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5)/AMUTEIN0 GP[4](EXT_INT4)/AMUTEIN1 HD7/GP[3] CLKOUT2/GP[2] HINT/GP[1] HD4/GP[0] General-Purpose Input/Output (GPIO) Port TOUT1/AXR0[4] TINP1/AHCLKX0 Timer 1 Timers Timer 0 TOUT0/AXR0[2] TINP0/AXR0[3] CLKS1/SCL1 DR1/SDA1 I2C1 I2Cs I2C0 SCL0 SDA0 The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. GP[15:0] are also external EDMA event source capable. For more details, see the External Interrupt Sources and External EDMA Event Sources sections of this data sheet. NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. Figure 5. Peripheral Signals POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 27 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 signal groups description (continued) ED[31:16] ED[15:0] 16 16 Data Memory Control ECLKIN ECLKOUT ARE/SDCAS/SSADS AOE/SDRAS/SSOE AWE/SDWE/SSWE ARDY CE3 CE2 CE1 CE0 EA[21:2] BE3 BE2 BE1 BE0 20 Memory Map Space Select Bus Arbitration HOLD HOLDA BUSREQ Address Byte Enables EMIF (External Memory Interface) McBSP1 CLKX1/AMUTE0 FSX1 DX1/AXR0[5] McBSP0 CLKX0/ACLKX0 FSX0/AFSX0 DX0/AXR0[1] Transmit Transmit CLKR1/AXR0[6] FSR1/AXR0[7] DR1/SDA1 CLKS1/SCL1 Receive Receive CLKR0/ACLKR0 FSR0/AFSR0 DR0/AXR0[0] CLKS0/AHCLKR0 Clock Clock McBSPs (Multichannel Buffered Serial Ports) external pins are applicable to the GDP package only. NOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. These Figure 5. Peripheral Signals (Continued) 28 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 signal groups description (continued) (Transmit/Receive Data Pins) FSR1/AXR0[7] CLKR1/AXR0[6] DX1/AXR0[5] TOUT1/AXR0[4] TINP0/AXR0[3] TOUT0/AXR0[2] DX0/AXR0[1] DR0/AXR0[0] 8-Serial Ports Flexible Partitioning Tx, Rx, OFF (Receive Bit Clock) CLKR0/ACLKR0 CLKS0/AHCLKR0 (Receive Master Clock) Receive Clock Check Circuit Receive Clock Generator Transmit Clock Generator (Transmit Bit Clock) CLKX0/ACLKX0 TINP1/AHCLKX0 (Transmit Master Clock) Transmit Clock Check Circuit FSR0/AFSR0 (Receive Frame Sync or Left/Right Clock) Receive Frame Sync Transmit Frame Sync FSX0/AFSX0 (Transmit Frame Sync or Left/Right Clock) CLKX1/AMUTE0 GP[5](EXT_INT5)/AMUTEIN0 Error Detect (see Note A) Auto Mute Logic McASP0 (Multichannel Audio Serial Port 0) NOTES: A. The McASPs' Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute input. B. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. C. Bolded and italicized text within parentheses denotes the function of the pins in an audio system. Figure 5. Peripheral Signals (Continued) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 29 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 signal groups description (continued) (Transmit/Receive Data Pins) HD1/AXR1[7] HDS1/AXR1[6] HDS2/AXR1[5] HD0/AXR1[4] HCNTL0/AXR1[3] HCS/AXR1[2] HCNTL1/AXR1[1] HR/W/AXR1[0] 8-Serial Ports Flexible Partitioning Tx, Rx, OFF (Receive Bit Clock) HRDY/ACLKR1 HD6/AHCLKR1 (Receive Master Clock) Receive Clock Check Circuit Receive Clock Generator Transmit Clock Generator (Transmit Bit Clock) HAS/ACLKX1 HD5/AHCLKX1 (Transmit Master Clock) Transmit Clock Check Circuit HHWIL/AFSR1 (Receive Frame Sync or Left/Right Clock) Receive Frame Sync Transmit Frame Sync HD2/AFSX1 (Transmit Frame Sync or Left/Right Clock) HD3/AMUTE1 GP[4](EXT_INT4)/AMUTEIN1 Error Detect (see Note A) Auto Mute Logic McASP1 (Multichannel Audio Serial Port 1) NOTES: A. The McASPs' Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute input. B. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module. C. Bolded and italicized text within parentheses denotes the function of the pins in an audio system. Figure 5. Peripheral Signals (Continued) 30 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS On the C6713/13B devices, bootmode and certain device configurations/peripheral selections are determined at device reset, while other device configurations/peripheral selections are software-configurable via the device configurations register (DEVCFG) [address location 0x019C0200] after device reset. device configurations at device reset Table 18 describes the C6713 and C6713B device configuration pins, which are set up via internal or external pullup/pulldown resistors through the HPI data pins (HD[4:3], HD8, HD12 [13B only]), and CLKMODE0 pin. These configuration pins must be in the desired state until reset is released. For more details on these device configuration pins, see the Terminal Functions table and the Debugging Considerations section of this data sheet. Table 18. Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12 [13B only], and CLKMODE0) CONFIGURATION PIN PYP GDP FUNCTIONAL DESCRIPTION EMIF Big Endian mode correctness (EMIFBE) [C6713B only] For a C6713BGDP: 0 - The EMIF data will always be presented on the ED[7:0] side of the bus, regardless of the endianess mode (Little/Big Endian). 1 - In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be present on the ED[7:0] side of the bus. In Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be present on the ED[31:24] side of the bus [default]. HD12 168 C15 For a C6713BPYP, when Big Endian mode is selected (LENDIAN = 0), for proper device operation the EMIFBE pin must be externally pulled low. This enhancement is not supported on the C6713 device. For proper C6713 device operation, do not oppose the internal pullup (IPU) resistor on this pin. This new functionality does not affect systems using the current default value of HD12=1. For more detailed information on the big endian mode correctness, see the EMIF Big Endian Mode Correctness [C6713B Only] portion of this data sheet. HD8 160 B17 Device Endian mode (LEND) 0 - System operates in Big Endian mode 1 - System operates in Little Endian mode (default) Bootmode Configuration Pins (BOOTMODE) 00 - CE1 width 32-bit, HPI boot/Emulation boot 01 - CE1 width 8-bit, Asynchronous external ROM boot with default timings (default mode) 10 - CE1 width 16-bit, Asynchronous external ROM boot with default timings 11 - CE1 width 32-bit, Asynchronous external ROM boot with default timings For more detailed information on these bootmode configurations, see the bootmode section of this data sheet. Clock generator input clock source select 0 - Reserved. Do not use. 1 - CLKIN square wave [default] This pin must be pulled to the correct level even after reset. HD[4:3] (BOOTMODE) 156, 154 C19, C20 CLKMODE0 205 C4 All other HD pins [HD [15, 13:9, 7:5, 2:0] (for 13) or HD [15, 13, 11:9, 7:5, 2:0] (for 13B)] have pullups/pulldowns (IPUs or IPDs). For proper device operation of the HD [15, 13:9, 7, 1, 0] (for 13) or HD [13, 11:9, 7, 1, 0] (for 13B), do not oppose these pins with external pullups/pulldowns at reset; however, the HD[6, 5, 2] (for 13) or HD[15, 6, 5, 2] (for 13B) pins can be opposed and driven during reset. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 31 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) peripheral pin selection at device reset Some C6713/13B peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP[15:8, 3, 1, 0] and McASP1). D HPI, McASP1, and GPIO peripherals The HPI_EN (HD14 pin) is latched at reset. This pin selects whether the HPI peripheral pins or McASP1 peripheral pins and GP[15:8, 3, 1, 0] pins are functionally enabled (see Table 19). Table 19. HPI_EN (HD14 Pin) Peripheral Selection (HPI or McASP1, and Select GPIO Pins) PERIPHERAL PIN SELECTION HPI_EN (HD14 Pin) [173, C14] PERIPHERAL PINS SELECTED HPI McASP1 and GP[15:8,3,1,0] DESCRIPTION 0 HPI_EN = 0 HPI pins are disabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins are enabled. All multiplexed HPI/McASP1 and HPI/GPIO pins function as McASP1 and GPIO pins, respectively. To use the GPIO pins, the appropriate bits in the GPEN and GPDIR registers need to be configured. HPI_EN = 1 HPI pins are enabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins are disabled [default]. All multiplexed HPI/McASP1 and HPI/GPIO pins function as HPI pins. 1 The HPI_EN (HD[14]) pin cannot be controlled via software. 32 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) peripheral selection/device configurations via the DEVCFG control register The device configuration register (DEVCFG) allows the user to control the pin availability of the McBSP0, McBSP1, McASP0, I2C1, and Timer peripherals. The DEVCFG register also offers the user control of the EMIF input clock source and the timer output pins. For more detailed information on the DEVCFG register control bits, see Table 20 and Table 21. Table 20. Device Configuration Register (DEVCFG) [Address location: 0x019C0200 - 0x019C02FF] 31 Reserved RW-0 15 Reserved RW-0 Legend: R/W = Read/Write; -n = value after reset 16 5 4 EKSRC R/W-0 3 TOUT1SEL R/W-0 2 TOUT0SEL R/W-0 1 MCBSP0DIS R/W-0 0 MCBSP1DIS R/W-0 Do not write non-zero values to these bit locations. Table 21. Device Configuration (DEVCFG) Register Selection Bit Descriptions BIT # 31:5 4 NAME Reserved EKSRC DESCRIPTION Reserved. Do not write non-zero values to these bit locations. EMIF input clock source bit. Determines which clock signal is used as the EMIF input clock. 0 = SYSCLK3 (from the clock generator) is the EMIF input clock source (default) 1 = ECLKIN external pin is the EMIF input clock source Timer 1 output (TOUT1) pin function select bit. Selects the pin function of the TOUT1/AXR0[4] external pin independent of the rest of the peripheral selection bits in the DEVCFG register. 0 = The pin functions as a Timer 1 output (TOUT1) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 4 (AXR0[4]). The Timer 1 module is still active. Timer 0 output (TOUT0) pin function select bit. Selects the pin function of the TOUT0/AXR0[2] external pin independent of the rest of the peripheral selection bits in the DEVCFG register. 0 = The pin functions as a Timer 0 output (TOUT0) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 2 (AXR0[2]). The Timer 0 module is still active. Multichannel Buffered Serial Port 0 (McBSP0) disable bit. Selects whether McBSP0 or the McASP0 multiplexed peripheral pins are enabled or disabled. 0 = McBSP0 peripheral pins are enabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, ACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are disabled (default). [If the McASP0 data pins are available, the McASP0 peripheral is functional for DIT mode only.] 1 = McBSP0 peripheral pins are disabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, ACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are enabled. Multichannel Buffered Serial Port 1 (McBSP1) disable bit. Selects whether McBSP1 or I2C1 and McASP0 multiplexed peripheral pins are enabled or disabled. 0 = McBSP1 peripheral pins are enabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0 peripheral pins (AXR0[7:5] and AMUTE0) are disabled (default) 1 = McBSP1 peripheral pins are disabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0 peripheral pins (AXR0[7:5] and AMUTE0) are enabled. 3 TOUT1SEL 2 TOUT0SEL 1 MCBSP0DIS 0 MCBSP1DIS POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 33 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) multiplexed pins Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Most of these pins are configured by software via the device configuration register (DEVCFG), and the others (specifically, the HPI pins) are configured by external pullup/pulldown resistors only at reset. The muxed pins that are configured by software can be programmed to switch functionalities at any time. The muxed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. Table 22 summarizes the peripheral pins affected by the HPI_EN (HD14 pin) and DEVCFG register. Table 23 identifies the multiplexed pins on the C6713/13B devices; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure the specific multiplexed functions. 34 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) Table 22. Peripheral Pin Selection Matrix SELECTION BITS B I T N A M E B I T V A L U E M c A S P 0 PERIPHERAL PINS AVAILABILITY T I M E R 0 T I M E R 1 G P I O P I N S GP[0:1], GP[3], GP[8:15] None Plus: GP[2] ctrl'd by GP2EN bit NO GP[0:1], GP[3], GP[8:15] M c A S P 1 I 2 C 0 I 2 C 1 M c B S P 0 M c B S P 1 H P I E M I F 0 HPI_EN (boot config pin) AHCLKX1 AHCLKR1 ACLKX1 ACLKR1 AFSX1 AFSR1 AMUTE1 AXR1[0] to AXR1[7] 1 0 None ACLKK0 ACLKR0 AFSX0 AFSR0 AHCLKR0 AXR0[0] AXR0[1] NO AMUTE0 AXR0[5] AXR0[6] AXR0[7] AMUTE0 AXR0[5] AXR0[6] AXR0[7] NO AXR0[2] AXR0[2] NO AXR0[4] AXR0[4] None All All MCBSP0DIS (DEVCFG bit) 1 None 0 MCBSP1DIS (DEVCFG bit) 1 None All All None TOUT0SEL (DEVCFG bit) 0 1 0 1 0 TOUT0 NO TOUT0 TOUT1 NO TOUT1 ED[7:0]; HD8 = 1/0 ED[7:0] side [HD8 = 1 (Little)] ED[31:24] side [HD8 = 0 (Big)] TOUT1SEL (DEVCFG bit) HD12 (boot config pin) [13BGDP] 1 Gray blocks indicate that the peripheral is not affected by the selection bit. The McASP0 pins AXR0[3] and AHCLKX0 are shared with the timer input pins TINP0 and TINP1, respectively. See Table 23 for more detailed information. For more detailed information on endianness correction, see the EMIF Big Endian Mode Correctness [C6713B Only] portion of this data sheet. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 35 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) Table 23. C6713/13B Device Multiplexed/Shared Pins MULTIPLEXED PINS NAME PYP GDP DEFAULT FUNCTION DEFAULT SETTING DESCRIPTION When the CLKOUT2 pin is enabled, the CLK2EN bit in the EMIF global control register (GBLCTL) controls the CLKOUT2 pin. CLK2EN = 0: CLKOUT2 held high CLK2EN = 1: CLKOUT2 enabled to clock [default] To use these software-configurable GPIO pins, the GPxEN bits in the GP Enable Register and the GPxDIR bits in the GP Direction Register must be properly configured. GPxEN = 1: GP[x] pin enabled GPxDIR = 0: GP[x] pin is an input GPxDIR = 1: GP[x] pin is an output To use AMUTEIN0/1 pin function, the GP[5]/GP[4] pins must be configured as an input, the INEN bit set to 1, and the polarity through the INPOL bit selected in the associated McASP AMUTE register. By default McBSP0 peripheral pins are default, enabled upon reset (McASP0 pins are ) disabled). To enable the McASP0 peripheral pins pins, the MCBSP0DIS bit in the DEVCFG register must be set to 1 (disabling the McBSP0 M BSP0 peripheral pins). ih l i ) By default, McBSP1 peripheral pins are enabled upon reset (I2C1 and McASP0 pins are disabled) disabled). To enable the I2C1 and McASP0 peripheral pins the MCBSP1DIS bit in pins, the DEVCFG register must be set to 1 (disabling the McBSP1 peripheral pins). CLKOUT2/GP[2] 82 Y12 CLKOUT2 GP2EN = 0 (GPEN register bit) GP[2] function disabled, CLKOUT2 enabled GP[5](EXT_INT5)/AMUTEIN0 GP[4](EXT_INT4)/AMUTEIN1 6 1 C1 C2 GP[5](EXT_INT5) GP[4](EXT_INT4) No Function GPxDIR = 0 (input) GP5EN = 0 (disabled) GP4EN = 0 (disabled) [(GPEN register bits) GP[x] function disabled] CLKS0/AHCLKR0 DR0/AXR0[0] DX0/AXR0[1] FSR0/AFSR0 FSX0/AFSX0 CLKR0/ACLKR0 CLKX0/ACLKX0 CLKS1/SCL1 DR1/SDA1 DX1/AXR0[5] FSR1/AXR0[7] CLKR1/AXR0[6] CLKX1/AMUTE0 28 27 20 24 21 19 16 8 37 32 38 36 33 K3 J1 H2 J3 H1 H3 G3 E1 M2 L2 M3 M1 L3 McBSP1 pin function MCBSP1DIS = 0 (DEVCFG register bit) I2C1 and McASP0 pins disabled, McBSP1 pins enabled McBSP0 pin function MCBSP0DIS = 0 (DEVCFG register bit) i bi ) McASP0 pins disabled disabled, McBSP0 pins enabled 36 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) Table 23. C6713/13B Device Multiplexed/Shared Pins (Continued) MULTIPLEXED PINS NAME HINT/GP[1] HD15/GP[15] HD14/GP[14] HD13/GP[13] HD12/GP[12] HD11/GP[11] HD10/GP[10] HD9/GP[9] HD8/GP[8] HD7/GP[3] HD4/GP[0] HD1/AXR1[7] HD0/AXR1[4] HCNTL1/AXR1[1] HCNTL0/AXR1[3] HR/W/AXR1[0] HDS1/AXR1[6] HDS2/AXR1[5] HCS/AXR1[2] HD6/AHCLKR1 HD5/AHCLKX1 HD3/AMUTE1 HD2/AFSX1 HHWIL/AFSR1 HRDY/ACLKR1 HAS/ACLKX1 TINP0/AXR0[3] PYP 135 174 173 172 168 167 166 165 160 164 156 152 147 144 146 143 151 150 145 161 159 154 155 139 140 153 17 GDP J20 B14 C14 A15 C15 A16 B16 C16 B17 A18 C19 D20 E20 G19 G18 G20 E19 F18 F20 C17 B18 C20 D18 H20 H19 E18 G2 Timer 0 input function McASP0PDIR = 0 (input) [specifically AXR0[3] bit] By default, the Timer 0 input pin is enabled (and a shared input until the McASP0 peripheral forces an output). McASP0PDIR = 0 input, = 1 output By default, the Timer 0 output pin is enabled. TOUT0SEL = 0 (DEVCFG register bit) [TOUT0 pin enabled and McASP0 AXR0[2] pin disabled] To enable the McASP0 AXR0[2] pin, the TOUT0SEL bit in the DEVCFG register must be set to 1 (disabling the Timer 0 peripheral output pin function). The AXR2 bit in the McASP0PDIR register controls the direction (input/output) of the AXR0[2] pin McASP0PDIR = 0 input, = 1 output HPI pin function McASP1 pins and eleven GPIO pins are disabled. HPI_EN (HD14 pin) = 1 (HPI enabled) To use these software configurable software-configurable GPIO pins, the GPxEN bits in the GP Enable Register a d the G ab e eg s e and e GPxDIR b s in bits the GP Direction Register must be properly configured configured. GPxEN = 1: GP[x] pin enabled GPxDIR = 0: GP[x] pin is an input [ ]p p GPxDIR = 1: GP[x] pin is an output McASP1 pin direction is controlled by p y the PDIR[ ] bi i the McASP1PDIR h PDIR[x] bits in h M ASP PDIR register. register By d f lt th B default, the HPI peripheral pins are ih l i enabled at reset McASP1 peripheral reset. pins and eleven GPIO pins are disabled. To enable the McASP1 peripheral pins and the eleven GPIO pins, an external pulldown resistor must be provided on the HD14 pin setting HPI EN = 0 at HPI_EN reset. DEFAULT FUNCTION DEFAULT SETTING DESCRIPTION TOUT0/AXR0[2] 18 G1 Timer 0 output function POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 37 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) Table 23. C6713/13B Device Multiplexed/Shared Pins (Continued) MULTIPLEXED PINS NAME PYP GDP DEFAULT FUNCTION DEFAULT SETTING DESCRIPTION By default, the Timer 1 input and McASP0 clock function are enabled as inputs. For the McASP0 clock to function as an output: McASP0PDIR = 1 (specifically the AHCLKX bit] By default, the Timer 1 output pin is enabled. TOUT1SEL = 0 (DEVCFG register bit) [TOUT1 pin enabled and McASP0 AXR0[4] pin disabled] To enable the McASP0 AXR0[4] pin, the TOUT1SEL bit in the DEVCFG register must be set to 1 (disabling the Timer 1 peripheral output pin function). The AXR4 bit in the McASP0PDIR register controls the direction (input/output) of the AXR0[4] pin McASP0PDIR = 0 input, = 1 output TINP1/AHCLKX0 12 F2 Timer 1 input function McASP0PDIR = 0 (input) [specifically AHCLKX bit] TOUT1/AXR0[4] 13 F1 Timer 1 output function configuration examples Figure 6 through Figure 11 illustrate examples of peripheral selections that are configurable on this device. 38 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI EMIF GPIO and EXT_INT GP[15:8, 3:1] GP[0], GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HPI I2C0 SCL0, SDA0 SCL1, SDA1 I2C1 McASP1 8 AFSX1, AFSR1, ACLKX1, ACLKR1, AHCLKR1, AHCLKX1, AMUTE1 AXR1[7:0] 8 AXR0[7:0] {TINP0/AXR0[3]} McBSP1 McASP0 AMUTE0, TINP1/AHCLKX0, AHCLKR0, ACLKR0, ACLKX0, AFSR0, AFSX0 TIMER0 McBSP0 TIMER1 Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000F MCBSP0DIS = 1 MCBSP1DIS = 1 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 0 GP2EN BIT = 1 (enabling GPEN.[2]) Figure 6. Configuration Example A (2 I2C + 2 McASP + GPIO) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 39 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI EMIF GP[15:8, 3:1] GPIO and EXT_INT GP[0], GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HPI I2C0 SCL0, SDA0 I2C1 McASP1 8 AFSX1, AFSR1, ACLKX1, ACLKR1, AHCLKR1, AHCLKX1, AMUTE1 AXR1[7:0] 5 AXR0[4:0] {TINP0/AXR0[3]} DR1, CLKS1, CLKR1, CLKX1, FSR1, DX1, FSX1 McBSP1 McASP0 TINP1/AHCLKX0, AHCLKR0, ACLKR0, ACLKX0, AFSR0, AFSX0 TIMER0 McBSP0 TIMER1 Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000E MCBSP0DIS = 1 MCBSP1DIS = 0 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 0 GP2EN BIT = 1 (enabling GPEN.[2]) Figure 7. Configuration Example B (1 I2C + 1 McBSP + 2 McASP + GPIO) 40 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI EMIF GP[15:8, 3:1] GPIO and EXT_INT GP[0], GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HPI I2C0 SCL0, SDA0 SCL1, SDA1 I2C1 McASP1 8 AFSX1, AFSR1, ACLKX1, ACLKR1, AHCLKR1, AHCLKX1, AMUTE1 AXR1[7:0] 6 McASP0 (DIT Mode) AXR0[7:2] {TINP0/AXR0[3]} McBSP1 AMUTE0, TINP1/AHCLKX0 TIMER0 DR0, CLKS0, CLKR0, CLKX0, FSR0, DX0, FSX0 McBSP0 TIMER1 Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000D MCBSP0DIS = 0 MCBSP1DIS = 1 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 0 GP2EN BIT = 1 (enabling GPEN.[2]) Figure 8. Configuration Example C [2 I2C + 1 McBSP + 1 McASP + 1 McASP (DIT) + GPIO] POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 41 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI EMIF GPIO and EXT_INT GP[15:8, 3:1] GP[0], GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HPI I2C0 SCL0, SDA0 I2C1 McASP1 8 AFSX1, AFSR1, ACLKX1, ACLKR1, AHCLKR1, AHCLKX1, AMUTE1 AXR1[7:0] 3 McASP0 (DIT Mode) AXR0[4:2] {TINP0/AXR0[3]} DR1, CLKS1, CLKR1, CLKX1, FSR1, DX1, FSX1 McBSP1 TINP1/AHCLKX0 TIMER0 DR0, CLKS0, CLKR0, CLKX0, FSR0, DX0, FSX0 McBSP0 TIMER1 TOUT0/AXR0[2] TOUT1/AXR0[4] Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000C MCBSP0DIS = 0 MCBSP1DIS = 0 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 0 GP2EN BIT = 1 (enabling GPEN.[2]) Figure 9. Configuration Example D [1 I2C + 2 McBSP + 1 McASP + 1 McASP (DIT) + GPIO + Timers] 42 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI CLKOUT2 EMIF GPIO and EXT_INT GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HD[15:0] HINT, HHWIL, HRDY, HR/W, HCNTRL1, HCNTRL0, HCS, HDS2, HDS1, HAS SCL1, SDA1 16 HPI I2C0 SCL0, SDA0 I2C1 McASP1 8 AXR0[7:0], {TINP0/AXR0[3]} McBSP1 McASP0 AMUTE0, TINP1/AHCLKX0, AHCLKR0, ACLKR0, ACLKX0, AFSR0, AFSX0 TIMER0 McBSP0 TIMER1 Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000F MCBSP0DIS = 1 MCBSP1DIS = 1 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 1 GP2EN BIT = 0 (enabling GPEN.[2]) Figure 10. Configuration Example E (1 I2C + HPI + 1 McASP) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 43 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) configuration examples (continued) ED [31:16], ED[15:0] EA[21:2] CE[3:0], BE[3:0], HOLDA, HOLD, BUSREQ, ECLKIN, ECLKOUT, ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE, ARDY 32 20 Clock, System, EMU, and Reset CLKIN, CLKOUT3, CLKMODE0, PLLHV, TMS, TDO, TDI, TCK, TRST, EMU[5:3,1,0], RESET, NMI CLKOUT2 EMIF GPIO and EXT_INT GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), GP[7](EXT_INT7) HD[15:0] HINT, HHWIL, HRDY, HR/W, HCNTRL1, HCNTRL0, HCS, HDS2, HDS1, HAS 16 HPI I2C0 SCL0, SDA0 I2C1 McASP1 5 AXR0[4:0] {TINP0/AXR0[3]} DR1, CLKS1, CLKR1, CLKX1, FSR1, DX1, FSX1 McBSP1 McASP0 TINP1/AHCLKX0, AHCLKR0, ACLKR0, ACLKX0, AFSR0, AFSX0 TIMER0 McBSP0 TIMER1 Shading denotes a peripheral module not available for this configuration. DEVCFG Register Value: 0x0000 000E MCBSP0DIS = 1 MCBSP1DIS = 1 TOUT0SEL = 1 TOUT1SEL = 1 EKSRC = 0 HPI_EN(HD14) = 1 GP2EN BIT = 0 (enabling GPEN.[2]) Figure 11. Configuration Example F (1 McBSP + HPI + 1 McASP) 44 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 DEVICE CONFIGURATIONS (CONTINUED) debugging considerations It is recommended that external connections be provided to peripheral selection/device configuration pins, including HD[14, 8, 12 (for 13B only), 4, 3], and CLKMODE0. Although internal pullup resistors exist on these pins, providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes. Internal pullup/pulldown resistors also exist on the non-configuration pins on the HPI data bus (HD[15, 13:9, 7:5, 2:0] (for 13) and HD[15, 13, 11:9, 7:5, 2:0] (for 13B)). For proper device operation of the HD[15, 13:9, 7, 1, 0] (for13) or HD[13, 11:9, 7, 1, 0] (for 13B), do not oppose the internal pullup/pulldown resistors on these non-configuration pins with external pullup/pulldown resistors. If an external controller provides signals to these HD[15, 13:9, 7, 1, 0] (for 13) or HD[13, 11:9, 7, 1, 0] (for 13B) non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all. However, the HD[6, 5, 2] (for 13) or HD[15, 6, 5, 2] (for 13B) non-configuration pins can be opposed and driven during reset. For the internal pullup/pulldown resistors for all device pins, see the terminal functions table. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 45 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 TERMINAL FUNCTIONS The terminal functions table identifies the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type (I, O/Z, or I/O/Z), whether the pin has any internal pullup/pulldown resistors and a functional pin description. For more detailed information on device configuration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the Device Configurations section of this data sheet. Terminal Functions SIGNAL NAME CLKIN CLKOUT2/GP[2] CLKOUT3 PIN NO. PYP 204 82 184 GDP A3 Y12 D10 TYPE IPD/ IPU DESCRIPTION CLOCK/PLL CONFIGURATION I O/Z O IPD IPD IPD Clock Input Clock output at half of device speed (O/Z) [default] (SYSCLK2 internal signal from the clock generator) or this pin can be programmed as GP[2] pin (I/O/Z) Clock output programmable by OSCDIV1 register in the PLL controller. Clock generator input clock source select 0 - Reserved, do not use. 1 - CLKIN square wave [default] For proper device operation, this pin must be either left unconnected or externally pulled up with a 1-k resistor. Analog power (3.3 V) for PLL (PLL Filter) JTAG EMULATION TMS TDO TDI TCK TRST EMU5 EMU4 EMU3 EMU2 192 187 191 193 197 -- -- -- -- B7 A8 A7 A6 B6 B12 C11 B10 D3 I O/Z I I I I/O/Z I/O/Z I/O/Z I/O/Z IPU IPU IPU IPU IPD IPU IPU IPU IPU JTAG test-port mode select JTAG test-port data out JTAG test-port data in JTAG test-port clock JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet. Emulation pin 5. Reserved for future use, leave unconnected. Emulation pin 4. Reserved for future use, leave unconnected. Emulation pin 3. Reserved for future use, leave unconnected. Emulation pin 2. Reserved for future use, leave unconnected. Emulation [1:0] pins * Select the device functional mode of operation Operation EMU[1:0] 00 Boundary Scan/Functional Mode (see Note) 01 Reserved 10 Reserved 11 Emulation/Functional Mode [default] (see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet) The DSP can be placed in Functional mode when the EMU[1:0] pins are configured for either Boundary Scan or Emulation. Note: When the EMU[1:0] pins are configured for Boundary Scan mode, the internal pulldown (IPD) on the TRST signal must not be opposed in order to operate in Functional mode. For the Boundary Scan mode drive EMU[1:0] and RESET pins low. I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] A = Analog signal CLKMODE0 205 C4 I IPU PLLHV 202 C5 A EMU1 EMU0 185 186 B9 D9 I/O/Z IPU 46 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP GDP TYPE IPD/ IPU DESCRIPTION RESETS AND INTERRUPTS RESET 176 A13 I IPU Device reset. When using Boundary Scan mode, drive the EMU[1:0] and RESET pins low. For the C6713B device, this pin does not have an IPU. Nonmaskable interrupt * Edge-driven (rising edge) Any noise on the NMI pin may trigger an NMI interrupt; therefore, if the NMI pin is not used, it is recommended that the NMI pin be grounded versus relying on the IPD. General-purpose input/output pins (I/O/Z) which also function as external interrupts * Edge-driven * Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]), in addition to the GPIO registers. GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and d i lf ti M ASP1 ti td AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the associated McASP AMUTE register. HOST-PORT INTERFACE (HPI) HINT/GP[1] HCNTL1/AXR1[1] HCNTL0/AXR1[3] HHWIL/AFSR1 HR/W/AXR1[0] NMI 175 C13 I IPD GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5)/ AMUTEIN0 GP[4](EXT_INT4)/ AMUTEIN1 7 2 6 1 E3 D2 C1 C2 I/O/Z IPU 135 144 146 139 143 J20 G19 G18 H20 G20 O/Z I I I I IPU IPU IPU IPU IPU Host interrupt (from DSP to host) (O) [default] or this pin can be programmed as a GP[1] pin (I/O/Z). Host control - selects between control, address, or data registers (I) [default] or McASP1 data pin 1 (I/O/Z). Host control - selects between control, address, or data registers (I) [default] or McASP1 data pin 3 (I/O/Z). Host half-word select - first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK) (I/O/Z). Host read or write select (I) [default] or McASP1 data pin 0 (I/O/Z). I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] A = Analog signal POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 47 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP GDP TYPE IPD/ IPU DESCRIPTION HOST-PORT INTERFACE (HPI) (CONTINUED) Host-port data pins (I/O/Z) [default] or general-purpose input/output pins (I/O/Z) * Used for transfer of data, address, and control * Also controls initialization of DSP modes at reset via pullup/pulldown resistors - Device Endian Mode (HD8) 0 - Big Endian 1 - Little Endian For a C6713BGDP: - Big Endian Mode Correctness EMIFBE (HD12) [C6713B only] 0 - The EMIF data will always be presented on the ED[7:0] side of the bus, regardless of the endianess mode (Little/Big Endian). 1 - In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be present on the ED[7:0] side of the bus. In Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be present on the ED[31:24] side of the bus [default]. For a C6713BPYP, when Big Endian mode is selected (LENDIAN = 0), for p p device operation the EMIFBE p must be externally pulled low. proper p pin yp This enhancement is not supported on the C6713 device. For proper C6713 device operation, do not oppose the internal pullup (IPU) resistor on this pin. This new functionality does not affect systems using the current default value of HD12=1. For more detailed information on the big endian mode correctness, see the EMIF Big Endian Mode Correctness [C6713B Only] portion of this data sheet. - Boot mode (HD[4:3]) 00 - CE1 width 32-bit, HPI boot/Emulation boot 01 - CE1 width 8 bit, Asynchronous external ROM boot with default 8-bit, timings (default mode) 10 - CE1 width 16-bit, Asynchronous external ROM boot with default timings 11 - CE1 width 32-bit, Asynchronous external ROM boot with default timings - HPI_EN (HD14) 0 - HPI disabled, McASP1 enabled 1 - HPI enabled, McASP1 disabled (default) Other HD pins (HD [15, 13:9, 7:5, 2:0] for 13 or HD [13, 11:9, 7:5, 2:0] for 13B) have pullups/pulldowns (IPUs/IPDs). For proper device operation of the HD[15, 13:9, 7, 1, 0] for 13 or HD[13, 11:9, 7, 1, 0] for 13B, do not oppose these pins with external IPUs/IPDs at reset; however, the HD[6, 5, 2] for 13 or HD[15, 6, 5, 2] for 13B pins can be opposed and driven at reset. For more details, see the Device Configurations section of this data sheet. HD15/GP[15] 174 B14 IPU HD14/GP[14] 173 C14 IPU HD13/GP[13] 172 A15 IPU HD12/GP[12] 168 C15 IPU HD11/GP[11] 167 A16 I/O/Z IPU HD10/GP[10] 166 B16 IPU HD9/GP[9] 165 C16 IPU HD8/GP[8] 160 B17 IPU HD7/GP[3] 164 A18 IPU I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] 48 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP GDP TYPE IPD/ IPU DESCRIPTION HOST-PORT INTERFACE (HPI) (CONTINUED) HD6/AHCLKR1 HD5/AHCLKX1 HD4/GP[0] HD3/AMUTE1 HD2/AFSX1 HD1/AXR1[7] HD0/AXR1[4] HAS/ACLKX1 HCS/AXR1[2] HDS1/AXR1[6] HDS2/AXR1[5] HRDY/ACLKR1 CE3 CE2 CE1 CE0 BE3 BE2 BE1 BE0 HOLDA HOLD BUSREQ 161 159 156 154 155 152 147 153 145 151 150 140 57 61 103 102 -- -- 108 110 137 138 136 C17 I/O/Z B18 C19 C20 D18 D20 E20 E18 F20 E19 F18 H19 V6 W6 W18 V17 V5 Y4 U19 V20 J18 J17 J19 I/O/Z I I I I O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z O/Z I O/Z I/O/Z I/O/Z IPU IPU IPD IPU IPU IPU IPU IPU IPU IPU IPU IPD IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU Host-port data pin 6 (I/O/Z) [ default] or McASP1 receive high-frequency master clock (I/O/Z). Host-port data pin 5 (I/O/Z) [ default] or McASP1 transmit high-frequency master clock (I/O/Z). Host-port data pin 4 (I/O/Z) [ default] or this pin can be programmed as a GP[0] pin (I/O/Z). Host-port data pin 3 (I/O/Z) [ default] or McASP1 mute output (O/Z). Host-port data pin 2 (I/O/Z) [ default] or McASP1 transmit frame sync or left/right clock (LRCLK) (I/O/Z). Host-port data pin 1 (I/O/Z) [ default] or McASP1 data pin 7 (I/O/Z). Host-port data pin 0 (I/O/Z) [ default] or McASP1 data pin 4 (I/O/Z). Host address strobe (I) [default] or McASP1 transmit bit clock (I/O/Z). Host chip select (I) [default] or McASP1 data pin 2 (I/O/Z). Host data strobe 1 (I) [default] or McASP1 data pin 6 (I/O/Z). Host data strobe 2 (I) [default] or McASP1 data pin 5 (I/O/Z) . Host ready (from DSP to host) (O) [default] or McASP1 receive bit clock (I/O/Z). EMIF - COMMON SIGNALS TO ALL TYPES OF MEMORY Memory space enables * Enabled by bits 28 through 31 of the word address * Only one asserted during any external data access Byte-enable control * Decoded from the two lowest bits of the internal address * Byte-write enables for most types of memory y yp y * C be directly connected to SDRAM read and write mask signal (SDQM) Can b di tl t dt d d it ki l EMIF - BUS ARBITRATION Hold-request-acknowledge to the host Hold request from the host Bus request output I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 49 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME ECLKIN PIN NO. PYP 78 GDP Y11 TYPE IPD/ IPU IPD DESCRIPTION EMIF - ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL I External EMIF input clock source EMIF output clock depends on the EKSRC bit (DEVCFG.[4]) and on EKEN bit (GBLCTL.[5]). EKSRC = 0 - ECLKOUT is based on the internal SYSCLK3 signal from the clock generator (default). EKSRC = 1 - ECLKOUT is based on the the external EMIF input clock source pin (ECLKIN) EKEN = 0 EKEN = 1 ARE/SDCAS/ SSADS AOE/SDRAS/ SSOE AWE/SDWE/ SSWE ARDY EA21 EA20 EA19 EA18 EA17 EA16 EA15 EA14 EA13 EA12 EA11 EA10 EA9 EA8 EA7 EA6 EA5 EA4 EA3 EA2 ECLKOUT 77 Y10 O/Z IPD - ECLKOUT held low - ECLKOUT enabled to clock (default) 79 75 83 56 109 101 100 95 99 92 94 90 91 93 86 76 74 71 70 69 68 64 63 62 V11 W10 V12 Y5 U18 Y18 W17 Y16 V16 Y15 W15 Y14 W14 V14 W13 V10 Y9 V9 Y8 W8 V8 W7 V7 Y6 O/Z O/Z O/Z I IPU IPU IPU IPU Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable Asynchronous memory ready input EMIF - ADDRESS O/Z IPU EMIF external address Note: EMIF address numbering for the C6713PYP and C6713BPYP devices start with EA2 to maintain signal name compatibility with other C671x devices t t ith t iti i l tibilit ith th C671 d i (e.g., C6711, C6713GDP, (e g C6711 C6713GDP and C6713BGDP) [see the 32-bit EMIF addressing scheme in the TMS320C6000 DSP External Memory Interface (EMIF) Reference Guide (literature number SPRU266)]. I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines. 50 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME ED31 ED30 ED29 ED28 ED27 ED26 ED25 ED24 ED23 ED22 ED21 ED20 ED19 ED18 ED17 ED16 ED15 ED14 ED13 ED12 ED11 ED10 ED9 ED8 ED7 ED6 ED5 ED4 ED3 ED2 ED1 ED0 PIN NO. PYP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 112 113 111 118 117 120 119 123 122 121 128 127 129 130 131 132 GDP N3 P3 P2 P1 R2 R3 T2 T1 U3 U1 U2 V1 V2 Y3 W4 V4 T19 T20 T18 R20 R19 P20 P18 N20 N19 N18 M20 M19 L19 L18 K19 K18 TYPE IPD/ IPU DESCRIPTION EMIF - DATA I/O/Z IPU External data pins (ED[31:16] pins applicable to GDP package only) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 51 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL PIN NO. TYPE IPD/ IPU DESCRIPTION MULTICHANNEL AUDIO SERIAL PORT 1 (McASP1) GP[4](EXT_INT4)/ AMUTEIN1 HD3/AMUTE1 HRDY/ACLKR1 HD6/AHCLKR1 HAS/ACLKX1 HD5/AHCLKX1 HHWIL/AFSR1 HD2/AFSX1 HD1/AXR1[7] HDS1/AXR1[6] HDS2/AXR1[5] HD0/AXR1[4] HCNTL0/AXR1[3] HCS/AXR1[2] HCNTL1/AXR1[1] HR/W/AXR1[0] GP[5](EXT_INT5)/ AMUTEIN0 CLKX1/AMUTE0 CLKR0/ACLKR0 TINP1/AHCLKX0 CLKX0/ACLKX0 CLKS0/AHCLKR0 FSR0/AFSR0 FSX0/AFSX0 FSR1/AXR0[7] 1 154 140 161 153 159 139 155 152 151 150 147 146 145 144 143 C2 C20 H19 C17 E18 B18 H20 D18 D20 E19 F18 E20 G18 F20 G19 G20 I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z IPU IPU IPD IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU IPU General-purpose input/output pin 4 and external interrupt 4 (I/O/Z) [default] or McASP1 mute input (I/O/Z). Host-port data pin 3 (I/O/Z) [ default] or McASP1 mute output (O/Z). Host ready (from DSP to host) (O) [default] or McASP1 receive bit clock (I/O/Z). Host-port data pin 6 (I/O/Z) [ default] or McASP1 receive high-frequency master clock (I/O/Z). Host address strobe (I) [default] or McASP 1 transmit bit clock (I/O/Z). Host-port data pin 5 (I/O/Z) [ default] or McASP1 transmit high-frequency master clock (I/O/Z). Host half-word select - first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK) (I/O/Z). Host-port data pin 2 (I/O/Z) [ default] or McASP1 transmit frame sync or left/ right clock (LRCLK) (I/O/Z). Host-port data pin 1 (I/O/Z) [ default] or McASP1 TX/RX data pin 7 (I/O/Z). Host data strobe 1 (I) [default] or McASP1 TX/RX data pin 6 (I/O/Z). Host data strobe 2 (I) [default] or McASP1 TX/RX data pin 5 (I/O/Z). Host-port data pin 0 (I/O/Z) [ default] or McASP1 TX/RX data pin 4 (I/O/Z). Host control - selects between control, address, or data registers (I) [default] or McASP1 TX/RX data pin 3 (I/O/Z). Host chip select (I) [default] or McASP1 TX/RX data pin 2 (I/O/Z). Host control - selects between control, address, or data registers (I) [default] or McASP1 TX/RX data pin 1 (I/O/Z). Host read or write select (I) [default] or McASP1 TX/RX data pin 0 (I/O/Z). General-purpose input/output pin 5 and external interrupt 5 (I/O/Z) [default] or McASP0 mute input (I/O/Z). McBSP1 transmit clock (I/O/Z) [default] or McASP0 mute output (O/Z). McBSP0 receive clock (I/O/Z) [default] or McASP0 receive bit clock (I/O/Z). Timer 1 input (I) [default] or McBSP0 transmit high-frequency master clock (I/O/Z). McBSP0 transmit clock (I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z). McBSP0 external clock source (as opposed to internal) (I) [default] or McASP0 receive high-frequency master clock (I/O/Z). McBSP0 receive frame sync (I/O/Z) [default] or McASP0 receive frame sync or left/right clock (LRCLK) (I/O/Z). McBSP0 transmit frame sync (I/O/Z) [default] or McASP0 transmit frame sync or left/right clock (LRCLK) (I/O/Z). McBSP1 receive frame sync (I/O/Z) [default] or McASP0 TX/RX data pin 7 (I/O/Z). MULTICHANNEL AUDIO SERIAL PORT 0 (McASP0) 6 33 19 12 16 28 24 21 38 C1 L3 H3 F2 G3 K3 J3 H1 M3 I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z IPU IPD IPD IPD IPD IPD IPD IPD IPD I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] 52 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME CLKR1/AXR0[6] DX1/AXR0[5] TOUT1/AXR0[4] TINP0/AXR0[3] TOUT0/AXR0[2] DX0/AXR0[1] DR0/AXR0[0] TOUT1/AXR0[4] TINP1/AHCLKX0 PIN NO. PYP 36 32 13 17 18 20 27 13 12 GDP M1 L2 F1 G2 G1 H2 J1 F1 F2 TYPE IPD/ IPU DESCRIPTION MULTICHANNEL AUDIO SERIAL PORT 0 (McASP0) (CONTINUED) I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z I/O/Z O I IPD IPU IPD IPD IPD IPU IPU IPD IPD McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z). McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z). Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z). Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z). Timer 0 output (O) [default] or McASP0 TX/RX data pin 2 (I/O/Z). McBSP0 transmit data (O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z). McBSP0 receive data (I) [default] or McASP0 TX/RX data pin 0 (I/O/Z). TIMER 1 Timer 1 output (O) [default] or McASP0 TX/RX data pin 4 (I/O/Z). Timer 1 input (I) [default] or McBSP0 transmit high-frequency master clock (I/O/Z). TIMER0 TOUT0/AXR0[2] TINP0/AXR0[3] 18 17 G1 G2 O I IPD IPD Timer 0 output (O) [default] or McASP0 TX/RX data pin 2 (I/O/Z). Timer 0 input (I) [default] or McASP0 TX/RX data pin 3 (I/O/Z). McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1 clock (I/O/Z). This pin does not have an internal pullup or pulldown. When this pin is used as a McBSP pin, this pin should either be driven externally at all times or be pulled up with a 10-k resistor to a valid logic level. Because it is common for some ICs to 3-state their outputs at times, a 10-k pullup resistor may be desirable even when an external device is driving the pin. McBSP1 receive clock (I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z). McBSP1 transmit clock (I/O/Z) [default] or McASP0 mute output (O/Z). McBSP1 receive data (I) [default] or I2C1 data (I/O/Z). This pin does not have an internal pullup or pulldown. When this pin is used as a McBSP pin, this pin should either be driven externally at all times or be pulled up with a 10-k resistor to a valid logic level. Because it is common for some ICs to 3-state their outputs at times, a 10-k pullup resistor may be desirable even when an external device is driving the pin. McBSP1 transmit data (O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z). McBSP1 receive frame sync (I/O/Z) [default] or McASP0 TX/RX data pin 7 (I/O/Z). McBSP1 transmit frame sync MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) CLKS1/SCL1 8 E1 I -- CLKR1/AXR0[6] CLKX1/AMUTE0 36 33 M1 L3 I/O/Z I/O/Z IPD IPD DR1/SDA1 37 M2 I -- DX1/AXR0[5] FSR1/AXR0[7] FSX1 32 38 31 L2 M3 L1 O/Z I/O/Z I/O/Z IPU IPD IPD I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 53 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP GDP TYPE IPD/ IPU DESCRIPTION MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) CLKS0/AHCLKR0 CLKR0/ACLKR0 CLKX0/ACLKX0 DR0/AXR0[0] DX0/AXR0[1] FSR0/AFSR0 FSX0/AFSX0 28 19 16 27 20 24 21 K3 H3 G3 J1 H2 J3 H1 I I/O/Z I/O/Z I O/Z I/O/Z I/O/Z IPD IPD IPD IPU IPU IPD IPD McBSP0 external clock source (as opposed to internal) (I) [default] or McASP0 receive high-frequency master clock (I/O/Z). McBSP0 receive clock (I/O/Z) [default] or McASP0 receive bit clock (I/O/Z). McBSP0 transmit clock (I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z). McBSP0 receive data (I) [default] or McASP0 TX/RX data pin 0 (I/O/Z). McBSP0 transmit data (O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z). McBSP0 receive frame sync (I/O/Z) [default] or McASP0 receive frame sync or left/right clock (LRCLK) (I/O/Z). McBSP0 transmit frame sync (I/O/Z) [default] or McASP0 transmit frame sync or left/right clock (LRCLK) (I/O/Z). McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1 clock (I/O/Z). This pin must be externally pulled up. When this pin is used as an I2C pin, the value of the pullup resistor is dependent on the number of devices connected to the I2C bus. For more details, see the Philips I 2C Specification Revision 2.1 (January 2000). McBSP1 receive data (I) [default] or I2C1 data (I/O/Z). This pin must be externally pulled up. When this pin is used as an I2C pin, the value of the pullup resistor is dependent on the number of devices connected to the I2C bus. For more details, see the Philips I 2C Specification Revision 2.1 (January 2000). I2C0 clock. This pin must be externally pulled up. The value of the pullup resistor on this pin is dependent on the number of devices connected to the I2C bus. For more details, see the Philips I 2C Specification Revision 2.1 (January 2000). I2C0 data. This pin must be externally pulled up. The value of the pullup resistor on this pin is dependent on the number of devices connected to the I2C bus. For more details, see the Philips I 2C Specification Revision 2.1 (January 2000). INTER-INTEGRATED CIRCUIT 1 (I2C1) CLKS1/SCL1 8 E1 I/O/Z -- DR1/SDA1 37 M2 I/O/Z -- INTER-INTEGRATED CIRCUIT 0 (I2C0) SCL0 41 N1 I/O/Z -- SDA0 42 N2 I/O/Z -- I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] 54 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP GDP TYPE IPD/ IPU DESCRIPTION GENERAL-PURPOSE INPUT/OUTPUT (GPIO) HD15/GP[15] HD14/GP[14] HD13/GP[13] HD12/GP[12] HD11/GP[11] HD10/GP[10] HD9/GP[9] HD8/GP[8] GP[7](EXT_INT7) GP[6](EXT_INT6) GP[5](EXT_INT5)/ AMUTEIN0 GP[4](EXT_INT4)/ AMUTEIN1 HD7/GP[3] CLKOUT2/GP[2] HINT/GP[1] HD4/GP[0] 174 173 172 168 167 166 165 160 7 2 6 1 164 82 135 156 B14 C14 A15 C15 I/O/Z A16 B16 C16 B17 E3 D2 C1 C2 A18 Y12 J20 C19 I/O/Z I/O/Z O I/O/Z IPU IPD IPU IPD I/O/Z IPU IPU IPU IPU IPU GPxEN = 1; GP[x] pin is enabled. enabled GPxDIR = 0; GP[x] pin is an input. GPxDIR = 1; GP[x] pin is an output. For the functionality description of the Host-port data pins or the boot configuraHost port configura tion pins, see the Host-Port Interface (HPI) portion of this table. General-purpose input/output pins (I/O/Z) which also function as external interrupts * Edge-driven * Polarity independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]) GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and d i lf ti M ASP1 ti td AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the associated McASP AMUTE register. Host-port data pin 7 (I/O/Z) [default] or general-purpose input/output pin 3 (I/O/Z) Clock output at half of device speed (O/Z) [default] or this pin can be programmed as GP[2] pin. Host interrupt (from DSP to host) (O) [default] or this pin can be programmed as a GP[1] pin (I/O/Z). Host-port data pin 4 (I/O/Z) [ default] or this pin can be programmed as a GP[0] pin (I/O/Z). Reserved. (Leave unconnected, do not connect to power or ground) Reserved. (Leave unconnected, do not connect to power or ground) -- IPD -- -- -- Reserved. (Leave unconnected, do not connect to power or ground) Reserved. (Leave unconnected, do not connect to power or ground) Reserved. This pin does not have an IPU. For proper C6713/13B device operation, the D12 pin must be externally pulled down with a 10-k resistor. Reserved. (Leave unconnected, do not connect to power or ground) Reserved. (Leave unconnected, do not connect to power or ground) IPU IPU IPU IPU Host-port data pins (I/O/Z) [default] or general-purpose input/output pins (I/O/Z) and some function as boot configuration pins at reset. * Used for transfer of data, address, and control * Also controls initialization of DSP modes at reset via pullup/pulldown resistors As general-purpose input/output (GP[x]) functions, these pins are software-configurable through registers. The "GPxEN" bits in the GP Enable register and the GPxDIR bits in the GP Direction register must be properly configured: RESERVED FOR TEST RSV RSV RSV RSV RSV RSV RSV 198 200 179 -- 178 181 180 A5 B5 C12 D7 D12 A12 B11 O/Z A O O/Z I IPU I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground IPD = Internal pulldown, IPU = Internal pullup. [These IPD/IPU signal pins feature a 13-k resistor (approximate) for the IPD or 18-k resistor (approximate) for the IPU. An external pullup or pulldown resistor no greater than 4.4 k and 2.0 k, respectively, should be used to pull a signal to the opposite supply rail.] A = Analog signal POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 55 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- DVDD -- -- -- -- -- -- -- -- 5 9 25 44 47 55 58 65 72 84 87 98 107 GDP A17 B3 B8 B13 C10 D1 D16 D19 F3 H18 J2 M18 R1 R18 T3 U5 U7 U12 U16 V13 V15 V19 W3 W9 W12 Y7 Y17 -- -- -- -- -- -- -- -- -- -- -- -- -- TYPE SUPPLY VOLTAGE PINS DESCRIPTION S 3.3 V 3.3-V supply voltage (see the power-supply decoupling portion of this data sheet) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground 56 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP 114 126 141 DVDD 162 183 188 206 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- CVDD -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- GDP -- -- -- -- -- -- -- A4 A9 A10 B2 B19 C3 C7 C18 D5 D6 D11 D14 D15 F4 F17 K1 K4 K17 L4 L17 L20 R4 R17 U6 U10 U11 U14 U15 V3 V18 W2 W19 TYPE DESCRIPTION SUPPLY VOLTAGE PINS (CONTINUED) S 3.3-V 3 3 V supply voltage l lt (see the power-supply decoupling portion of this data sheet) S 1.2-V 1 2-V supply voltage [PYP package] 1.20-V supply voltage [GDP package] 1.4-V supply voltage [GDP package C6711D-300 only] pp y g[ p g y] (see the power-supply decoupling portion of this data sheet) ( th ld li ti f thi d t h t) I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground This value is compatible with existing 1.26V designs. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 57 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP 3 11 14 22 29 35 40 43 46 50 51 53 60 67 80 CVDD 89 96 104 105 116 124 133 149 157 169 171 177 190 195 196 201 208 -- -- -- VSS -- -- -- -- -- GDP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- TYPE DESCRIPTION SUPPLY VOLTAGE PINS (CONTINUED) S 1 2-V supply voltage [PYP package] 1.2-V 1.20-V supply voltage [GDP package] pp y g[ p g y] 1.4-V supply voltage [GDP package C6711D-300 only] (see the power-supply decoupling portion of this data sheet) ( th ld li ti f thi d t h t) GROUND PINS A1 A2 A11 A14 A19 A20 B1 B4 GND Ground pins I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground This value is compatible with existing 1.26V designs. 58 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- VSS -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- GDP B15 B20 C6 C8 C9 D4 D8 D13 D17 E2 E4 E17 F19 G4 G17 H4 H17 J4 J9 J10 J11 J12 K2 K9 K10 K11 K12 K20 L9 L10 L11 L12 M4 M9 M10 M11 M12 M17 TYPE GROUND PINS (CONTINUED) DESCRIPTION GND Ground pins# The center thermal balls (J9 J12 K9 K12 L9 L12 M9 M12) [shaded] are all tied to ground (J9-J12, K9-K12, L9-L12, M9-M12) and act as both electrical grounds and thermal relief (thermal dissipation). I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground # Shaded pin numbers denote the center thermal balls. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 59 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- VSS -- -- -- -- 4 10 15 23 26 30 34 39 45 48 49 52 54 59 66 73 81 GDP N4 N17 P4 P17 P19 T4 T17 U4 U8 U9 U13 U17 U20 W1 W5 W11 W16 W20 Y1 Y2 Y13 Y19 Y20 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- TYPE GROUND PINS (CONTINUED) DESCRIPTION GND Ground pins I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground 60 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Terminal Functions (Continued) SIGNAL NAME PIN NO. PYP 85 88 97 106 115 125 134 142 VSS 148 158 163 170 182 189 194 199 203 207 GDP -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- TYPE GROUND PINS (CONTINUED) DESCRIPTION GND Ground pins I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 61 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 development support TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The following products support development of C6000 DSP-based applications: Software Development Tools: Code Composer Studio Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS), which provides the basic run-time target software needed to support any DSP application. Hardware Development Tools: Extended Development System (XDS) Emulator (supports C6000 DSP multiprocessor system debug) EVM (Evaluation Module) For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor. TI offers an extensive line of development tools for the TMS320C6000 DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. C6000 and XDS are trademarks of Texas Instruments. 62 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 device and development-support tool nomenclature To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320 DSP devices and support tools. Each TMS320 DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX / TMDX) through fully qualified production devices/tools (TMS / TMDS). Device development evolutionary flow: TMX TMP TMS Experimental device that is not necessarily representative of the final device's electrical specifications Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification Fully qualified production device Support tool development evolutionary flow: TMDX TMDS Development-support product that has not yet completed Texas Instruments internal qualification testing. Fully qualified development-support product TMX and TMP devices and TMDX development-support tools are shipped with appropriate disclaimers describing their limitations and intended uses. Experimental devices (TMX) may not be representative of a final product and Texas Instruments reserves the right to change or discontinue these products without notice. TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies. Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used. TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GDP), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -225 is 225 MHz). Figure 12 provides a legend for reading the complete device name for any TMS320C6000 DSP family member. TMS320 is a trademark of Texas Instruments. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 63 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 device and development-support tool nomenclature (continued) Table 24. TMS320C6713 and C6713B Device Part Numbers (P/Ns) and Ordering Information DEVICE ORDERABLE P/N C6713 TMS320C6713GDP225 TMS320C6713GDPA200 TMS320C6713PYP200 TMS320C6713PYPA167 C6713B TMS320C6713BGDP300 TMS320C6713BGDP225 TMS32C6713BGDPA200 TMS320C6713BPYP200 TMS32C6713BPYPA167 300 MHz/1800 MFLOPS 225 MHz/1350 MFLOPS 200 MHz/1200 MFLOPS 200 MHz/1200 MFLOPS 167 MHz/1000 MFLOPS 1.4 V 1.20 V 1.20 V 1.2 V 1.2 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 0_C to 90_C 0_C to 90_C -40_C to 105_C 0_C to 90_C -40_C to 105_C 225 MHz/1350 MFLOPS 200 MHz/1200 MFLOPS 200 MHz/1200 MFLOPS 167 MHz/1000 MFLOPS 1.20 V 1.20 V 1.2 V 1.2 V 3.3 V 3.3 V 3.3 V 3.3 V 0_C to 90_C -40_C to 105_C 0_C to 90_C -40_C to 105_C DEVICE SPEED CORE and I/O VOLTAGE CVDD (CORE) DVDD (I/O) OPERATING CASE TEMPERATURE RANGE TMS 320 PREFIX TMX = Experimental device TMP = Prototype device TMS = Qualified device SMJ = MIL-PRF-38535, QML SM = High Rel (non-38535) C 6713B GDP () 300 DEVICE SPEED RANGE 225 MHz 100 MHz 233 MHz 120 MHz 250 MHz 150 MHz 300 MHz 167 MHz 400 MHz 200 MHz 500 MHz 600 MHz DEVICE FAMILY 320 = TMS320 DSP family TEMPERATURE RANGE (DEFAULT: 0C TO 90C) Blank = 0C to 90C, commercial temperature A = -40C to 105C, extended temperature PACKAGE TYPE GDP = 272-pin plastic BGA GFN = 256-pin plastic BGA GGP = 352-pin plastic BGA GJC = 352-pin plastic BGA GJL = 352-pin plastic BGA GLS = 384-pin plastic BGA GLW = 340-pin plastic BGA GNY = 384-pin plastic BGA GNZ = 352-pin plastic BGA GLZ = 532-pin plastic BGA GHK = 288-pin plastic MicroStar BGAt PYP = 208-pin PowerPADt plastic QFP DEVICE C6000 DSPs: C6201 C6202 C6202B C6203B C6204 C6205 C6211 TECHNOLOGY C = CMOS BGA = QFP = Ball Grid Array Quad Flatpack C6211B C6411 C6412 C6414 C6415 C6416 DM640 DM641 DM642 C6701 C6711 C6711B C6711C C6711D C6712 C6712C C6712D C6713 C6713B Figure 12. TMS320C6000 DSP Device Nomenclature (Including the TMS320C6713 and C6713B Devices) This value is compatible with existing 1.26V designs. MicroStar BGA and PowerPAD are trademarks of Texas Instruments. 64 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 documentation support Extensive documentation supports all TMS320 DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000 DSP devices: The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189) describes the C6000 CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts. The TMS320C6000 DSP Peripherals Overview Reference Guide [hereafter referred to as the C6000 PRG Overview] (literature number SPRU190) provides an overview and briefly describes the functionality of the peripherals available on the C6000 DSP platform of devices. This document also includes a table listing the peripherals available on the C6000 devices along with literature numbers and hyperlinks to the associated peripheral documents. These C6713/13B peripherals are similar to the peripherals on the TMS320C6711 and TMS320C64x devices; therefore, see the TMS320C6711 (C6711 or C67x) peripheral information, and in some cases, where indicated, see the TMS320C6711 (C6711 or C671x) peripheral information and in some cases, where indicated, see the C64x information in the C6000 PRG Overview (literature number SPRU190). The TMS320DA6000 DSP Multichannel Audio Serial Port (McASP) Reference Guide (literature number SPRU041) describes the functionality of the McASP peripherals available on the C6713/13B device. TMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide (literature number SPRU233) describes the functionality of the PLL peripheral available on the C6713/13B device. TMS320C6000 DSP Inter-Integrated Circuit (I2C) Module Reference Guide (literature number SPRU175) describes the functionality of the I2C peripherals available on the C6713/13B device. The PowerPAD Thermally Enhanced Package Technical Brief (literature number SLMA002) focuses on the specifics of integrating a PowerPAD package into the printed circuit board design to make optimum use of the thermal efficiencies designed into the PowerPAD package. The TMS320C6000 Technical Brief (literature number SPRU197) gives an introduction to the C62x/C67x devices, associated development tools, and third-party support. The Migrating from TMS320C6211(B)/C6711(B) to TMS320C6713 application report (literature number SPRA851) indicates the differences and describes the issues of interest related to the migration from the Texas Instruments TMS320C6211(B)/C6711(B), GFN package, to the TMS320C6713, GDP package. The TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata (literature number SPRZ191) describes the known exceptions to the functional specifications for particular silicon revisions of the TMS320C6713 and TMS320C6713B devices. The TMS320C6713/12C/11C Power Consumption Summary application report (literature number SPRA889) discusses the power consumption for user applications with the TMS320C6713/13B, TMS320C6712C/12D, and TMS320C6711C/11D DSP devices. The Using IBIS Models for Timing Analysis application report (literature number SPRA839) describes how to properly use IBIS models to attain accurate timing analysis for a given system. The tools support documentation is electronically available within the Code Composer Studio Integrated Development Environment (IDE). For a complete listing of C6000 DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). See the Worldwide Web URL for the application report How To Begin Development Today With the TMS320C6713 Floating-Point DSP (literature number SPRA809), which describes in more detail the similarities/differences between the C6713 and C6711 C6000 DSP devices. C62x is a trademark of Texas Instruments. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 65 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 CPU CSR register description The CPU control status register (CSR) contains the CPU ID and CPU Revision ID (bits 16-31) as well as the status of the device power-down modes [PWRD field (bits 15-10)], program and data cache control modes, the endian bit (EN, bit 8) and the global interrupt enable (GIE, bit 0) and previous GIE (PGIE, bit 1). Figure 13 and Table 25 identify the bit fields in the CPU CSR register. For more detailed information on the bit fields in the CPU CSR register, see the TMS320C6000 DSP Peripherals Overview Reference Guide (literature number SPRU190) and the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189). 31 24 23 16 REVISION ID R-0x03 [13/13B] CPU ID R-0x02 15 PWRD R/W-0 10 9 SAT R/C-0 8 EN R-1 7 6 PCC R/W-0 54 DCC R/W-0 2 1 PGIE R/W-0 0 GIE R/W-0 Legend: R = Readable by the MVC instruction, R/W = Readable/Writeable by the MVC instruction; W = Read/write; -n = value after reset, -x = undefined value after reset, C = Clearable by the MVC instruction Figure 13. CPU Control Status Register (CPU CSR) 66 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 CPU CSR register description (continued) Table 25. CPU CSR Register Bit Field Description BIT # 31:24 23:16 NAME CPU ID REVISION ID DESCRIPTION CPU ID + REV ID. Read only. Identifies which CPU is used and defines the silicon revision of the CPU. CPU ID + REVISION ID (31:16) are combined for a value of: 0x0203 for C6713/13B Control power-down modes. The values are always read as zero. 000000 001001 010001 011010 011100 Others = = = = = = no power-down (default) PD1, wake-up by an enabled interrupt PD1, wake-up by an enabled or not enabled interrupt PD2, wake-up by a device reset PD3, wake-up by a device reset Reserved 15:10 PWRD 9 SAT Saturate bit. Set when any unit performs a saturate. This bit can be cleared only by the MVC instruction and can be set only by a functional unit. The set by the a functional unit has priority over a clear (by the MVC instruction) if they occur on the same cycle. The saturate bit is set one full cycle (one delay slot) after a saturate occurs. This bit will not be modified by a conditional instruction whose condition is false. Endian bit. This bit is read-only. Depicts the device endian mode. 0 = Big Endian mode. 1 = Little Endian mode [default]. Program Cache control mode. L1D, Level 1 Program Cache 000/010 = Cache Enabled / Cache accessed and updated on reads. All other PCC values reserved. Data Cache control mode. L1D, Level 1 Data Cache 000/010 = Cache Enabled / 2-Way Cache All other DCC values reserved Previous GIE (global interrupt enable); saves the Global Interrupt Enable (GIE) when an interrupt is taken. Allows for proper nesting of interrupts. 8 EN 7:5 PCC 4:2 DCC 1 PGIE 0 = Previous GIE value is 0. (default) 1 = Previous GIE value is 1. Global interrupt enable bit. Enables (1) or disables (0) all interrupts except the reset interrupt and NMI (nonmaskable interrupt). 0 GIE 0 = Disables all interrupts (except the reset interrupt and NMI) [default] 1 = Enables all interrupts (except the reset interrupt and NMI) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 67 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 cache configuration (CCFG) register description (13B) The C6713B device includes an enhancement to the cache configuration (CCFG) register. A "P" bit (CCFG.31) allows the programmer to select the priority of accesses to L2 memory originating from the transfer crossbar (TC) over accesses originating from the L1D memory system. An important class of TC accesses is EDMA transfers, which move data to or from the L2 memory. While the EDMA normally has no issue accessing L2 memory due to the high hit rates on the L1D memory system, there are pathological cases where certain CPU behavior could block the EDMA from accessing the L2 memory for long enough to cause a missed deadline when transferring data to a peripheral such as the McASP or McBSP. This can be avoided by setting the P bit to "1" because the EDMA will assume a higher priority than the L1D memory system when accessing L2 memory. For more detailed information on the P-bit function and for silicon advisories concerning EDMA L2 memory accesses blocked, see the TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata (literature number SPRZ191). 31 30 10 9 8 7 Reserved R-0 0000 32 L2MODE R/W-000 0 P R/W-0 Reserved R-x IP W-0 ID W-0 Legend: R = Readable; R/W = Readable/Writeable; -n = value after reset; -x = undefined value after reset Unlike the C6713 device, the C6713B device includes a P bit. Figure 14. Cache Configuration Register (CCFG) Table 26. CCFG Register Bit Field Description BIT # 31 30:10 9 NAME P Reserved IP DESCRIPTION L1D requestor priority to L2 bit. P = 0: L1D requests to L2 higher priority than TC requests P = 1: TC requests to L2 higher priority than L1D requests Reserved. Read-only, writes have no effect. Invalidate L1P bit. 0 = Normal L1P operation 1 = All L1P lines are invalidated Invalidate L1D bit. 0 = Normal L1D operation 1 = All L1D lines are invalidated Reserved. Read-only, writes have no effect. L2 operation mode bits (L2MODE). 000b = 001b = 010b = 011b = 111b = All others L2 Cache disabled (All SRAM mode) [256K SRAM] 1-way Cache (16K L2 Cache) / [240K SRAM] 2-way Cache (32K L2 Cache) / [224K SRAM] 3-way Cache (48K L2 Cache) / [208K SRAM] 4-way Cache (64K L2 Cache) / [192K SRAM] Reserved 8 7:3 ID Reserved 2:0 L2MODE 68 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 interrupts and interrupt selector The C67x DSP core supports 16 prioritized interrupts, which are listed in Table 27. The highest priority interrupt is INT_00 (dedicated to RESET) while the lowest priority is INT_15. The first four interrupts are non-maskable and fixed. The remaining interrupts (4-15) are maskable and default to the interrupt source listed in Table 27. However, their interrupt source may be reprogrammed to any one of the sources listed in Table 28 (Interrupt Selector). Table 28 lists the selector value corresponding to each of the alternate interrupt sources. The selector choice for interrupts 4-15 is made by programming the corresponding fields (listed in Table 27) in the MUXH (address 0x019C0000) and MUXL (address 0x019C0004) registers. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 69 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 27. DSP Interrupts DSP INTERRUPT NUMBER INT_00 INT_01 INT_02 INT_03 INT_04 INT_05 INT_06 INT_07 INT_08 INT_09 INT_10 INT_11 INT_12 INT_13 INT_14 INT_15 INTERRUPT SELECTOR CONTROL REGISTER - - - - MUXL[4:0] MUXL[9:5] MUXL[14:10] MUXL[20:16] MUXL[25:21] MUXL[30:26] MUXH[4:0] MUXH[9:5] MUXH[14:10] MUXH[20:16] MUXH[25:21] MUXH[30:26] DEFAULT SELECTOR VALUE (BINARY) - - - - 00100 00101 00110 00111 01000 01001 00011 01010 01011 00000 00001 00010 DEFAULT INTERRUPT EVENT RESET NMI Reserved Reserved GPINT4 GPINT5 GPINT6 GPINT7 EDMAINT EMUDTDMA SDINT EMURTDXRX EMURTDXTX DSPINT TINT0 TINT1 Table 28. Interrupt Selector INTERRUPT SELECTOR VALUE (BINARY) 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 INTERRUPT EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 EDMAINT EMUDTDMA EMURTDXRX EMURTDXTX XINT0 RINT0 XINT1 RINT1 GPINT0 Reserved Reserved Reserved Reserved Reserved I2CINT0 I2CINT1 Reserved Reserved Reserved Reserved AXINT0 ARINT0 AXINT1 ARINT1 MODULE HPI Timer 0 Timer 1 EMIF GPIO GPIO GPIO GPIO EDMA Emulation Emulation Emulation McBSP0 McBSP0 McBSP1 McBSP1 GPIO - - - - - I2C0 I2C1 - - - - McASP0 McASP0 McASP1 McASP1 Interrupt Events GPINT4, GPINT5, GPINT6, and GPINT7 are outputs from the GPIO module (GP). They originate from the device pins GP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), and GP[7](EXT_INT7). These pins can be used as edge-sensitive EXT_INTx with polarity controlled by the External Interrupt Polarity Register (EXTPOL.[3:0]). The corresponding pins must first be enabled in the GPIO module by setting the corresponding enable bits in the GP Enable Register (GPEN.[7:4]), and configuring them as inputs in the GP Direction Register (GPDIR.[7:4]). These interrupts can be controlled through the GPIO module in addition to the simple EXTPOL.[3:0] bits. For more information on interrupt control via the GPIO module, see the TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584). 70 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 external interrupt sources The C6713/13B device supports many external interrupt sources as indicated in Table 29. Control of the interrupt source is done by the associated module and is made available by enabling the corresponding binary interrupt selector value (see Table 28 Interrupt Selector shaded rows). Due to pin muxing and module usage, not all external interrupt sources are available at the same time. Table 29. External Interrupt Sources and Peripheral Module Control PIN NAME GP[15] GP[14] GP[13] GP[12] GP[11] GP[10] GP[9] GP[8] GP[7] GP[6] GP[5] GP[4] GP[3] GP[2] GP[1] GP[0] INTERRUPT EVENT GPINT0 GPINT0 GPINT0 GPINT0 GPINT0 GPINT0 GPINT0 GPINT0 GPINT0 or GPINT7 GPINT0 or GPINT6 GPINT0 or GPINT5 GPINT0 or GPINT4 GPINT0 GPINT0 GPINT0 GPINT0 MODULE GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 71 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 EDMA module and EDMA selector The C67x EDMA supports up to 16 EDMA channels. Four of the sixteen channels (channels 8-11) are reserved for EDMA chaining, leaving 12 EDMA channels available to service peripheral devices. The EDMA selector registers that control the EDMA channels servicing peripheral devices are located at addresses 0x01A0FF00 (ESEL0), 0x01A0FF04 (ESEL1), and 0x01A0FF0C (ESEL3). These EDMA selector registers control the mapping of the EDMA events to the EDMA channels. Each EDMA event has an assigned EDMA selector code (see Table 31). By loading each EVTSELx register field with an EDMA selector code, users can map any desired EDMA event to any specified EDMA channel. Table 30 lists the default EDMA selector value for each EDMA channel. See Table 32 and Table 33 for the EDMA Event Selector registers and their associated bit descriptions. 72 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 EDMA module and EDMA selector (continued) Table 30. EDMA Channels EDMA CHANNEL 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 EDMA SELECTOR CONTROL REGISTER ESEL0[5:0] ESEL0[13:8] ESEL0[21:16] ESEL0[29:24] ESEL1[5:0] ESEL1[13:8] ESEL1[21:16] ESEL1[29:24] DEFAULT SELECTOR VALUE (BINARY) 000000 000001 000010 000011 000100 000101 000110 000111 DEFAULT EDMA EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 TCC8 (Chaining) TCC9 (Chaining) TCC10 (Chaining) TCC11 (Chaining) XEVT0 REVT0 XEVT1 REVT1 Table 31. EDMA Selector EDMA SELECTOR CODE (BINARY) 000000 000001 000010 000011 000100 000101 000110 000111 001000 001001 001010 001011 001100 001101 001110 001111 010000-011111 100000 100001 100010 100011 100100 100101 100110 100111 101000 101001 101010 101011 101100 101101 101110 101111 110000 110001 110010 110011 110100 110101 110110 110111 111000-111111 EDMA EVENT DSPINT TINT0 TINT1 SDINT GPINT4 GPINT5 GPINT6 GPINT7 GPINT0 GPINT1 GPINT2 GPINT3 XEVT0 REVT0 XEVT1 REVT1 Reserved AXEVTE0 AXEVTO0 AXEVT0 AREVTE0 AREVTO0 AREVT0 AXEVTE1 AXEVTO1 AXEVT1 AREVTE1 AREVTO1 AREVT1 I2CREVT0 I2CXEVT0 I2CREVT1 I2CXEVT1 GPINT8 GPINT9 GPINT10 GPINT11 GPINT12 GPINT13 GPINT14 GPINT15 Reserved McASP0 McASP0 McASP0 McASP0 McASP0 McASP0 McASP1 McASP1 McASP1 McASP1 McASP1 McASP1 I2C0 I2C0 I2C1 I2C1 GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO MODULE HPI TIMER0 TIMER1 EMIF GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO McBSP0 McBSP0 McBSP1 McBSP1 - - - - ESEL3[5:0] ESEL3[13:8] ESEL3[21:16] ESEL3[29:24] - - - - 001100 001101 001110 001111 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 73 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 EDMA module and EDMA selector (continued) Table 32. EDMA Event Selector Registers (ESEL0, ESEL1, and ESEL3) ESEL0 Register (0x01A0 FF00) 31 30 29 28 27 24 23 22 21 20 19 16 Reserved R-0 15 14 13 12 EVTSEL3 R/W-00 0011b 11 8 7 Reserved R-0 6 5 4 3 EVTSEL2 R/W-00 0010b 0 EVTSEL0 R/W-00 0000b Reserved R-0 EVTSEL1 R/W-00 0001b Reserved R-0 Legend: R = Read only, R/W = Read/Write; -n = value after reset ESEL1 Register (0x01A0 FF04) 31 30 29 28 27 24 23 22 21 20 19 16 Reserved R-0 15 14 13 12 EVTSEL7 R/W-00 0111b 11 8 7 Reserved R-0 65 Reserved R-0 4 3 EVTSEL6 R/W-00 0110b 0 EVTSEL4 R/W-00 0100b Reserved R-0 EVTSEL5 R/W-00 0101b Legend: R = Read only, R/W = Read/Write; -n = value after reset ESEL3 Register (0x01A0 FF0C) 31 30 29 28 27 24 23 22 21 20 19 16 Reserved R-0 15 14 13 12 EVTSEL15 R/W-00 1111b 11 8 7 Reserved R-0 6 5 4 3 EVTSEL14 R/W-00 1110b 0 Reserved R-0 EVTSEL13 R/W-00 1101b Reserved R-0 EVTSEL12 R/W-00 1100b Legend: R = Read only, R/W = Read/Write; -n = value after reset Table 33. EDMA Event Selection Registers (ESEL0, ESEL1, and ESEL3) Description BIT # 31:30 23:22 15:14 7:6 NAME Reserved DESCRIPTION Reserved. Read-only, writes have no effect. EDMA event selection bits for channel x. Allows mapping of the EDMA events to the EDMA channels. 29:24 21:16 13:8 5:0 The EVTSEL0 through EVTSEL15 bits correspond to the channels 0 to 15, respectively. These EVTSELx fields are user-selectable. By configuring the EVTSELx fields to the EDMA selector value of the desired EDMA sync event number (see Table 31), users can map any EDMA event to the EDMA channel. For example, if EVTSEL15 is programmed to 00 0001b (the EDMA selector code for TINT0), then channel 15 is triggered by Timer0 TINT0 events. EVTSELx 74 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller The TMS320C6713/13B includes a PLL and a flexible PLL Controller peripheral consisting of a prescaler (D0) and four dividers (OSCDIV1, D1, D2, and D3). The PLL controller is able to generate different clocks for different parts of the system (i.e., DSP core, Peripheral Data Bus, External Memory Interface, McASP, and other peripherals). Figure 15 illustrates the PLL, the PLL controller, and the clock generator logic. +3.3 V EMI filter C1 10 F C2 0.1 F PLLHV CLKMODE0 CLKIN PLLREF DIVIDER D0 PLLOUT 1 Reserved 0 /1, /2, ..., /32 ENA PLLEN (PLL_CSR.[0]) PLL x4 to x25 1 0 DIVIDER D1 D1EN (PLLDIV1.[15]) D0EN (PLLDIV0.[15]) CLKOUT3 OSCDIV1 /1, /2, ..., /32 ENA DIVIDER D2 SYSCLK1 (DSP Core) For Use in System /1, /2, ..., /32 ENA D2EN (PLLDIV2.[15]) AUXCLK (Internal Clock Source to McASP0 and McASP1) D3EN (PLLDIV3.[15]) /1, /2, ..., /32 ENA DIVIDER D3 SYSCLK2 (Peripherals) OD1EN (OSCDIV1.[15]) ECLKIN (EMIF Clock Input) /1, /2, ..., /32 ENA SYSCLK3 1 0 EKSRC Bit (DEVCFG.[4]) C6713/13B DSPs EMIF ECLKOUT Dividers D1 and D2 must never be disabled. Never write a "0" to the D1EN or D2EN bits in the PLLDIV1 and PLLDIV2 registers. NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C67x DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown. B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter). C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD. D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U. Figure 15. PLL and Clock Generator Logic POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 75 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) The PLL Reset Time is the amount of wait time needed when resetting the PLL (writing PLLRST=1), in order for the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the PLL Reset Time value, see Table 34. The PLL Lock Time is the amount of time from when PLLRST = 0 with PLLEN = 0 (PLL out of reset, but still bypassed) to when the PLLEN bit can be safely changed to "1" (switching from bypass to the PLL path), see Table 34 and Figure 15. Under some operating conditions, the maximum PLL Lock Time may vary from the specified typical value. For the PLL Lock Time values, see Table 34. Table 34. PLL Lock and Reset Times MIN PLL Lock Time PLL Reset Time 125 TYP 75 MAX 187.5 UNIT s ns Table 35 shows the C6713/13B device's CLKOUT signals, how they are derived and by what register control bits, and what is the default settings. For more details on the PLL, see the PLL and Clock Generator Logic diagram (Figure 15). Table 35. CLKOUT Signals, Default Settings, and Control CLOCK OUTPUT SIGNAL NAME CLKOUT2 CLKOUT3 DEFAULT SETTING (ENABLED or DISABLED) ON (ENABLED) ON (ENABLED) ON (ENABLED); derived from SYSCLK3 CONTROL BIT(s) (Register) D2EN = 1 (PLLDIV2.[15]) CK2EN = 1 (EMIF GBLCTL.[3]) OD1EN = 1 (OSCDIV1.[15]) EKSRC = 0 (DEVCFG.[4]) EKEN = 1 (EMIF GBLCTL.[5]) DESCRIPTION SYSCLK2 selected [default] Derived from CLKIN SYSCLK3 selected [default]. ECLKOUT To select ECLKIN source: EKSRC = 1 (DEVCFG.[4]) and EKEN = 1 (EMIF GBLCTL.[5]) The input clock (CLKIN) is directly available to the McASP modules as AUXCLK for use as an internal high-frequency clock source. The input clock (CLKIN) may also be divided down by a programmable divider OSCDIV1 (/1, /2, /3, ..., /32) and output on the CLKOUT3 pin for other use in the system. Figure 15 shows that the input clock source may be divided down by divider PLLDIV0 (/1, /2, ..., /32) and then multiplied up by a factor of x4, x5, x6, and so on, up to x25. Either the input clock (PLLEN = 0) or the PLL output (PLLEN = 1) then serves as the high-frequency reference clock for the rest of the DSP system. The DSP core clock, the peripheral bus clock, and the EMIF clock may be divided down from this high-frequency clock (each with a unique divider) . For example, with a 30 MHz input if the PLL output is configured for 450 MHz, the DSP core may be operated at 225 MHz (/2) while the EMIF may be configured to operate at a rate of 75 MHz (/6). Note that there is a specific minimum and maximum reference clock (PLLREF) and output clock (PLLOUT) for the block labeled PLL in Figure 15, as well as for the DSP core, peripheral bus, and EMIF. The clock generator must not be configured to exceed any of these constraints (certain combinations of external clock input, internal dividers, and PLL multiply ratios might not be supported). See Table 36 for the PLL clocks input and output frequency ranges. 76 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) Table 36. PLL Clock Frequency Ranges GDP-225 GDPA-200 PYP-200 PYPA-167 MIN PLLREF (PLLEN = 1) PLLOUT SYSCLK1 SYSCLK3 (EKSRC = 0) AUXCLK CLOCK SIGNAL UNIT MAX 100 600 MHz MHz MHz MHz MHz 12 140 - - - Device Speed (DSP Core) 100 50 SYSCLK2 rate must be exactly half of SYSCLK1. Also see the electrical specification (timing requirements and switching characteristics parameters) in the input and output clocks section of this data sheet. When the McASP module is not used, the AUXCLK maximum frequency can be any frequency up to the CLKIN maximum frequency. The EMIF itself may be clocked by an external reference clock via the ECLKIN pin or can be generated on-chip as SYSCLK3. SYSCLK3 is derived from divider D3 off of PLLOUT (see Figure 15, PLL and Clock Generator Logic). The EMIF clock selection is programmable via the EKSRC bit in the DEVCFG register. The settings for the PLL multiplier and each of the dividers in the clock generation block may be reconfigured via software at run time. If either the input to the PLL changes due to D0, CLKMODE0, or CLKIN, or if the PLL multiplier is changed, then software must enter bypass first and stay in bypass until the PLL has had enough time to lock (see electrical specifications). For the programming procedure, see the TMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide (literature number SPRU233). SYSCLK2 is the internal clock source for peripheral bus control. SYSCLK2 (Divider D2) must be programmed to be half of the SYSCLK1 rate. For example, if D1 is configured to divide-by-2 mode (/2), then D2 must be programmed to divide-by-4 mode (/4). SYSCLK2 is also tied directly to CLKOUT2 pin (see Figure 15). During the programming transition of Divider D1 and Divider D2 (resulting in SYSCLK1 and SYSCLK2 output clocks, see Figure 15), the order of programming the PLLDIV1 and PLLDIV2 registers must be observed to ensure that SYSCLK2 always runs at half the SYSCLK1 rate or slower. For example, if the divider ratios of D1 and D2 are to be changed from /1, /2 (respectively) to /5, /10 (respectively) then, the PLLDIV2 register must be programmed before the PLLDIV1 register. The transition ratios become /1, /2; /1, /10; and then /5, /10. If the divider ratios of D1 and D2 are to be changed from /3, /6 to /1, /2 then, the PLLDIV1 register must be programmed before the PLLDIV2 register. The transition ratios, for this case, become /3, /6; /1, /6; and then /1, /2. The final SYSCLK2 rate must be exactly half of the SYSCLK1 rate. Note that Divider D1 and Divider D2 must always be enabled (i. e., D1EN and D2EN bits are set to "1" in the PLLDIV1 and PLLDIV2 registers). The PLL Controller registers should be modified only by the CPU or via emulation. The HPI should not be used to directly access the PLL Controller registers. For detailed information on the clock generator (PLL Controller registers) and their associated software bit descriptions, see Table 38 through Table 44. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 77 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) Table 37. PLL Control/Status Register (PLLCSR) [0x01B7 C100] 31 28 27 24 23 Reserved R-0 15 12 11 8 7 6 STABLE R-x 5 4 Reserved R-0 3 PLLRST RW-1 2 Reserved R/W-0 1 PLLPWRDN R/W-0b PLLEN RW-0 0 20 19 16 Reserved R-0 Legend: R = Read only, R/W = Read/Write; -n = value after reset Table 38. PLL Control/Status Register (PLLCSR) Description BIT # 31:7 6 5:4 3 2 1 NAME Reserved STABLE Reserved PLLRST Reserved PLLPWRDN DESCRIPTION Reserved. Read-only, writes have no effect. Clock Input Stable. This bit indicates if the clock input has stabilized. 0 - Clock input not yet stable. Clock counter is not finished counting (default). 1 - Clock input stable. Reserved. Read-only, writes have no effect. Asserts RESET to PLL 0 - PLL Reset Released. 1 - PLL Reset Asserted (default). Reserved. The user must write a "0" to this bit. Select PLL Power Down 0 - PLL Operational (default). 1 - PLL Placed in Power-Down State. PLL Mode Enable 0 - Bypass Mode (default). PLL disabled. Divider D0 and PLL are bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down directly from input reference clock. 1 - PLL Enabled. Divider D0 and PLL are not bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down from PLL output. 0 PLLEN 78 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) Table 39. PLL Multiplier Control Register (PLLM) [0x01B7 C110] 31 28 27 24 23 Reserved R-0 15 12 11 Reserved R-0 Legend: R = Read only, R/W = Read/Write; -n = value after reset 8 7 6 5 4 3 2 PLLM R/W-0 0111 1 0 20 19 16 Table 40. PLL Multiplier Control Register (PLLM) Description BIT # 31:5 NAME Reserved PLL multiply mode [default is x7 (0 0111)]. 00000 = Reserved 10000 = 00001 = Reserved 10001 = 00010 = Reserved 10010 = 00011 = Reserved 10011 = 00100 = x4 10100 = 00101 = x5 10101 = 00110 = x6 10110 = 00111 = x7 10111 = 01000 = x8 11000 = 01001 = x9 11001 = 01010 = x10 11010 = 01011 = x11 11011 = 01100 = x12 11100 = 01101 = x13 11101 = 01110 = x14 11110 = 01111 = x15 11111 = DESCRIPTION Reserved. Read-only, writes have no effect. x16 x17 x18 x19 x20 x21 x22 x23 x24 x25 Reserved Reserved Reserved Reserved Reserved Reserved 4:0 PLLM PLLM select values 00000 through 00011 and 11010 through 11111 are not supported. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 79 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) Table 41. PLL Wrapper Divider x Registers (PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3) [0x01B7 C114, 0x01B7 C118, 0x01B7 C11C, and 0x01B7 C120, respectively] 31 28 27 24 23 Reserved R-0 15 14 12 11 Reserved R-0 8 7 5 4 3 2 PLLDIVx R/W-x xxxx 1 0 20 19 16 DxEN R/W-1 Legend: R = Read only, R/W = Read/Write; -n = value after reset Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1 (0 0000), /1 (0 0000), /2 (0 0001), and /2 (0 0001), respectively. CAUTION: D1 and D2 should never be disabled. D3 should only be disabled if ECLKIN is used. Table 42. PLL Wrapper Divider x Registers (Prescaler Divider D0 and Post-Scaler Dividers D1, D2, and D3) Description BIT # 31:16 NAME Reserved DESCRIPTION Reserved. Read-only, writes have no effect. Divider Dx Enable (where x denotes 0 through 3). 0 - Divider x Disabled. No clock output. 1 - Divider x Enabled (default). These divider-enable bits are device-specific and must be set to 1 to enable. 14:5 Reserved Reserved. Read-only, writes have no effect. PLL Divider Ratio [Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1, /1, /2, and /2, respectively]. 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 = = = = = = = = = = = = = = = = /1 /2 /3 /4 /5 /6 /7 /8 /9 /10 /11 /12 /13 /14 /15 /16 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 = = = = = = = = = = = = = = = = /17 /18 /19 /20 /21 /22 /23 /24 /25 /26 /27 /28 /29 /30 /31 /32 15 DxEN 4:0 PLLDIVx Note that SYSCLK2 must run at half the rate of SYSCLK1. Therefore, the divider ratio of D2 must be two times slower than D1. For example, if D1 is set to /2, then D2 must be set to /4. 80 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PLL and PLL controller (continued) Table 43. Oscillator Divider 1 Register (OSCDIV1) [0x01B7 C124] 31 28 27 24 23 Reserved R-0 15 14 12 11 Reserved R-0 8 7 5 4 3 2 OSCDIV1 R/W-0 0111 1 0 20 19 16 OD1EN R/W-1 Legend: R = Read only, R/W = Read/Write; -n = value after reset The OSCDIV1 register controls the oscillator divider 1 for CLKOUT3. The CLKOUT3 signal does not go through the PLL path. Table 44. Oscillator Divider 1 Register (OSCDIV1) Description BIT # 31:16 15 14:5 NAME Reserved OD1EN Reserved DESCRIPTION Reserved. Read-only, writes have no effect. Oscillator Divider 1 Enable. 0 - Oscillator Divider 1 Disabled. 1 - Oscillator Divider 1 Enabled (default). Reserved. Read-only, writes have no effect. Oscillator Divider 1 Ratio [default is /8 (0 0111)]. 00000 00001 00010 00011 00100 00101 00110 00111 01000 01001 01010 01011 01100 01101 01110 01111 = = = = = = = = = = = = = = = = /1 /2 /3 /4 /5 /6 /7 /8 /9 /10 /11 /12 /13 /14 /15 /16 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11110 11111 = = = = = = = = = = = = = = = = /17 /18 /19 /20 /21 /22 /23 /24 /25 /26 /27 /28 /29 /30 /31 /32 4:0 OSCDIV1 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 81 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 multichannel audio serial port (McASP) peripherals The TMS320C6713/13B device includes two multi-channel audio serial port (McASP) interface peripherals (McASP1 and McASP0). The McASP is a serial port optimized for the needs of multi-channel audio applications. With two McASP peripherals, the TMS320C6713/13B device is capable of supporting two completely independent audio zones simultaneously. Each McASP consists of a transmit and receive section. These sections can operate completely independently with different data formats, separate master clocks, bit clocks, and frame syncs or alternatively, the transmit and receive sections may be synchronized. Each McASP module also includes a pool of 16 shift registers that may be configured to operate as either transmit data, receive data, or general-purpose I/O (GPIO). The transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous serial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF, AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP supports the TDM synchronous serial format. Each McASP can support one transmit data format (either a TDM format or DIT format) and one receive format at a time. All transmit shift registers use the same format and all receive shift registers use the same format. However, the transmit and receive formats need not be the same. Both the transmit and receive sections of the McASP also support burst mode which is useful for non-audio data (for example, passing control information between two DSPs). The McASP peripherals have additional capability for flexible clock generation, and error detection/handling, as well as error management. McASP block diagram Figure 16 illustrates the major blocks along with external signals of the TMS320C6713/13B McASP1 and McASP0 peripherals; and shows the 8 serial data [AXR] pins for each McASP. Each McASP also includes full general-purpose I/O (GPIO) control, so any pins not needed for serial transfers can be used for general-purpose I/O. 82 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 multichannel audio serial port (McASP) peripherals (continued) McASP0 DIT RAM Transmit Clock Check (HighFrequency) Transmit Frame Sync Generator Transmit Clock Generator DIT RAM Transmit Clock Check (HighFrequency) McASP1 Transmit Frame Sync Generator Transmit Clock Generator AFSX0 AFSX1 AHCLKX0 ACLKX0 AHCLKX1 ACLKX1 Error Detect Receive Clock Check (HighFrequency) DMA Transmit Transmit Data Formatter INDIVIDUALLY PROGRAMMABLE TX/RX/GPIO AMUTE0 AMUTEIN0 Error Detect Receive Clock Check (HighFrequency) DMA Transmit Transmit Data Formatter AMUTE1 AMUTEIN1 Receive Clock Generator Receive Frame Sync Generator AHCLKR0 ACLKR0 Receive Clock Generator Receive Frame Sync Generator AHCLKR1 ACLKR1 AFSR0 AFSR1 Serializer 0 Serializer 1 Serializer 2 Serializer 3 Serializer 4 Serializer 5 Serializer 6 Serializer 7 INDIVIDUALLY PROGRAMMABLE TX/RX/GPIO AXR0[0] AXR0[1] AXR0[2] AXR0[3] AXR0[4] AXR0[5] AXR0[6] AXR0[7] Serializer 0 Serializer 1 Serializer 2 Serializer 3 Serializer 4 Serializer 5 Serializer 6 Serializer 7 AXR1[0] AXR1[1] AXR1[2] AXR1[3] AXR1[4] AXR1[5] AXR1[6] AXR1[7] DMA Receive DMA Receive Receive Data Formatter GPIO Control Receive Data Formatter GPIO Control Figure 16. McASP0 and McASP1 Configuration POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 83 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 multichannel audio serial port (McASP) peripherals (continued) multichannel time division multiplexed (TDM) synchronous transfer mode The McASP supports a multichannel, time-division-multiplexed (TDM) synchronous transfer mode for both transmit and receive. Within this transfer mode, a wide variety of serial data formats are supported, including formats compatible with devices using the Inter-Integrated Sound (IIS) protocol. TDM synchronous transfer mode is typically used when communicating between integrated circuits such as between a DSP and one or more ADC, DAC, CODEC, or S/PDIF receiver devices. In multichannel applications, it is typical to find several devices operating synchronized with each other. For example, to provide six analog outputs, three stereo DAC devices would be driven with the same bit clock and frame sync, but each stereo DAC would use a different McASP serial data pin carrying stereo data (2 TDM time slots, left and right). The TDM synchronous serial transfer mode utilizes several control signals and one or more serial data signals: D A bit clock signal (ACLKX for transmit, ACKLR for receive) D A frame sync signal (AFSX for transmit, AFSR for receive) D An (Optional) high frequency master clock (AHCLKX for transmit, AHCLKR for receive) from which the bit D One or more serial data pins (AXR for transmit and for receive). Except for the optional high-frequency master clock, all of the signals in the TDM synchronous serial transfer mode protocol are synchronous to the bit clocks (ACLKX and ACLKR). In the TDM synchronous transfer mode, the McASP continually transmits and receives data periodically (since audio ADCs and DACs operate at a fixed-data rate). The data is organized into frames, and the beginning of a frame is marked by a frame sync pulse on the AFSX, AFSR pin. In a typical audio system, one frame is transferred per sample period. To support multiple channels, the choices are to either include more time slots per frame (and therefore operate with a higher bit clock) or to keep the bit clock period constant and use additional data pins to transfer the same number of channels. For example, a particular six-channel DAC might require three McASP serial data pins; transferring two channels of data on each serial data pin during each sample period (frame). Another similar DAC may be designed to use only a single McASP serial data pin, but clocked three times faster and transferring six channels of data per sample period. The McASP is flexible enough to support either type of DAC but a transmitter cannot be configured to do both at the same time. For multiprocessor applications, the McASP supports any number of time slots per frame (between 2 and 32), and includes the ability to "disable" transfers during specific time slots. In addition, to support of S/PDIF, AES-3, IEC-60958, CP-430 receivers chips whose natural block (McASP frame) size is 384 samples; the McASP receiver supports a 384 time slot mode. The advantage to using the 384 time slot mode is that interrupts may be generated synchronous to the S/PDIF, AES-3, IEC-60958, CP-430 receivers, for example the "last slot" interrupt. burst transfer mode The McASP also supports a burst transfer mode, which is useful for non-audio data (for example, passing control information between two DSPs). Burst transfer mode uses a synchronous serial format similar to TDM, except the frame sync is generated for each data word transferred. In addition, frame sync generation is not periodic or time-driven as in TDM mode but rather data-driven. clock is derived 84 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 multichannel audio serial port (McASP) peripherals (continued) supported bit stream formats for TDM and burst transfer modes The serial data pins support a wide variety of formats. In the TDM and burst synchronous modes, the data may be transmitted / received with the following options: D D D D D D D Time slots per frame: 1 (Burst/Data Driven), or 2,3...32 (TDM/Time-Driven). Time slot size: 8, 12, 16, 20, 24, 28, 32 bits per time slot Data size: 8, 12, 16, 20, 24, 28, 32 bits (must be less than or equal to time slot) Data alignment within time slot: Left- or Right-Justified Bit order: MSB or LSB first. Unused bits in time slot: Padded with 0, 1 or extended with value of another bit. Time slot delay from frame sync: 0,1, or 2 bit delay The data format can be programmed independently for transmit and receive, and for McASP0 vs. McASP1. In addition, the McASP can automatically re-align the data as processed natively by the DSP (any format on a nibble boundary) adjusting the data in hardware to any of the supported serial bit stream formats (TDM, Burst, and DIT modes). This reduces the amount of bit manipulation that the DSP must perform and simplifies software architecture. digital audio interface transmitter (DIT) transfer mode (transmitter only) The McASP transmit section may also be configured in digital audio interface transmitter (DIT) mode where it outputs data formatted for transmission over an S/PDIF, AES-3, IEC-60958, or CP-430 standard link. These standards encode the serial data such that the equivalent of 'clock' and 'frame sync' are embedded within the data stream. DIT transfer mode is used as an interconnect between audio components and can transfer multichannel digital audio data over a single optical or coaxial cable. From an internal DSP standpoint, the McASP operation in DIT transfer mode is similar to the two time slot TDM mode, but the data transmitted is output as a bi-phase mark encoded bit stream with preamble, channel status, user data, validity, and parity automatically stuffed into the bit stream by the McASP module. The McASP includes separate validity bits for even/odd subframes and two 384-bit register file modules to hold channel status and user data bits. DIT mode requires at minimum: D One serial data pin (if the AUXCLK is used as the reference [see the PLL and Clock Generator Logic D One serial data pin plus either the AHCLKX or ACLKX pin (if an external clock is needed). If additional serial data pins are used, each McASP may be used to transmit multiple encoded bit streams (one per pin). However, the bit streams will all be synchronized to the same clock and the user data, channel status, and validity information carried by each bit stream will be the same for all bit streams transmitted by the same McASP module. The McASP can also automatically re-align the data as processed by the DSP (any format on a nibble boundary) in DIT mode; reducing the amount of bit manipulation that the DSP must perform and simplifies software architecture. Figure 15]) or POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 85 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 multichannel audio serial port (McASP) peripherals (continued) McASP flexible clock generators The McASP transmit and receive clock generators are identical. Each clock generator can accept a high-frequency master clock input (on the AHCLKX and AHCLKR pins). The transmit and receive bit clocks (on the ACLKX and ACLKR pins) can also be sourced externally or can be sourced internally by dividing down the high-frequency master clock input (programmable factor /1, /2, /3, ... /4096). The polarity of each bit clock is individually programmable. The frame sync pins are AFSX (transmit) and AFSR (receive). A typical usage for these pins is to carry the left-right clock (LRCLK) signal when transmitting and receiving stereo data. The frame sync signals are individually programmable for either internal or external generation, either bit or slot length, and either rising or falling edge polarity. Some examples of the things that a system designer can use the McASP clocking flexibility for are: D Input a high-frequency master clock (for example, 512fs of the receiver), receive with an internally D D generated bit clock ratio of /8, while transmitting with an internally generated bit clock ratio of /4 or /2. [An example application would be to receive data from a DVD at 48 kHz but output up-sampled or decoded audio at 96 kHz or 192 kHz.] Transmit/receive data based one sample rate (for example, 44.1 kHz) using McASP0 while transmitting and receiving at a different sample rate (for example, 48 kHz) on McASP1. Use the DSP's on-board AUXCLK to supply the system clock when the input source is an A/D converter. McASP error handling and management To support the design of a robust audio system, the McASP module includes error-checking capability for the serial protocol, data underrun, and data overrun. In addition, each McASP includes a timer that continually measures the high-frequency master clock every 32-SYSCLK2 clock cycles. The timer value can be read to get a measurement of the high-frequency master clock frequency and has a min-max range setting that can raise an error flag if the high-frequency master clock goes out of a specified range. The user would read the high-frequency transmit master clock measurement (AHCLKX0 or AHCLKX1) by reading the XCNT field of the XCLKCHK register and the user would read the high-frequency receive master clock measurement (AHCLKR0 or AHCLKR1) by reading the RCNT field of the RCLKCHK register. Upon the detection of any one or more of the above errors (software selectable), or the assertion of the AMUTE_IN pin, the AMUTE output pin may be asserted to a high or low level (selectable) to immediately mute the audio output. In addition, an interrupt may be generated if enabled based on any one or more of the error sources. McASP interrupts and EDMA events The McASP transmitter and receiver sections each generate an event on every time slot. This event can be serviced by an interrupt or by the EDMA controller. When using interrupts to service the McASP, each shift register buffer has a unique address in the McASP Registers space (see Table 3). When using the EDMA to service the McASP, the McASP DATA Port space in Table 3 is accessed. In this case, the address least-significant bits are ignored. Writes to any address in this range access the transmitting buffers in order from lowest (serializer 0) to highest (serializer 15), skipping over disabled and receiving serializers. Likewise, reads from any address in this space access the receiving buffers in the same order but skip over disabled and transmitting buffers. 86 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 I2C Having two I2C modules on the TMS320C6713/13B simplifies system architecture, since one module may be used by the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicate with other controllers in a system or to implement a user interface. The TMS320C6713/13B also includes two I2C serial ports for control purposes. Each I2C port supports: D D D D D D D Compatible with Philips I 2C Specification Revision 2.1 (January 2000) Fast Mode up to 400 Kbps (no fail-safe I/O buffers) Noise Filter to Remove Noise 50 ns or less Seven- and Ten-Bit Device Addressing Modes Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality Events: DMA, Interrupt, or Polling Slew-Rate Limited Open-Drain Output Buffers Figure 17 is a block diagram of the I2Cx module. I2Cx Module Clock Prescale I2CPSCx SYSCLK2 From PLL Clock Generator SCL I2C Clock Bit Clock Generator Noise Filter I2CCLKHx I2CCLKLx Control I2COARx I2CSARx I2CMDRx Transmit Shift Transmit Buffer I2CCNTx Own Address Slave Address Mode Data Count Transmit I2CXSRx I2CDXRx SDA I2C Data Noise Filter Receive I2CDRRx Interrupt/DMA I2CIERx Interrupt Enable Interrupt Status Interrupt Source Receive Buffer Receive Shift I2CSTRx I2CISRCx I2CRSRx NOTE A: Shading denotes control/status registers. Figure 17. I2Cx Module Block Diagram POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 87 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 general-purpose input/output (GPIO) To use the GP[15:0] software-configurable GPIO pins, the GPxEN bits in the GP Enable (GPEN) Register and the GPxDIR bits in the GP Direction (GPDIR) Register must be properly configured. GPxEN = GPxDIR = GPxDIR = 1 0 1 GP[x] pin is enabled GP[x] pin is an input GP[x] pin is an output where "x" represents one of the 15 through 0 GPIO pins Figure 18 shows the GPIO enable bits in the GPEN register for the C6713/13B device. To use any of the GPx pins as general-purpose input/output functions, the corresponding GPxEN bit must be set to "1" (enabled). Default values are device-specific, so refer to Figure 18 for the C6713/13B default configuration. 31 24 23 Reserved R-0 15 GP15 EN R/W-0 14 GP14 EN R/W-0 13 GP13 EN R/W-0 12 GP12 EN R/W-0 11 GP11 EN R/W-0 10 GP10 EN R/W-0 9 GP9 EN R/W-0 8 GP8 EN R/W-0 7 GP7 EN R/W-1 6 GP6 EN R/W-1 5 GP5 EN R/W-1 4 GP4 EN R/W-1 3 GP3 EN R/W-0 2 GP2 EN R/W-0 1 GP1 EN R/W-0 0 GP0 EN R/W-0 16 Legend: R/W = Readable/Writeable; -n = value after reset, -x = undefined value after reset Figure 18. GPIO Enable Register (GPEN) [Hex Address: 01B0 0000] Figure 19 shows the GPIO direction bits in the GPDIR register. This register determines if a given GPIO pin is an input or an output providing the corresponding GPxEN bit is enabled (set to "1") in the GPEN register. By default, all the GPIO pins are configured as input pins. 31 24 23 Reserved R-0 15 GP15 DIR R/W-0 14 GP14 DIR R/W-0 13 GP13 DIR R/W-0 12 GP12 DIR R/W-0 11 GP11 DIR R/W-0 10 GP10 DIR R/W-0 9 GP9 DIR R/W-0 8 GP8 DIR R/W-0 7 GP7 DIR R/W-0 6 GP6 DIR R/W-0 5 GP5 DIR R/W-0 4 GP4 DIR R/W-0 3 GP3 DIR R/W-0 2 GP2 DIR R/W-0 1 GP1 DIR R/W-0 0 GP0 DIR R/W-0 16 Legend: R/W = Readable/Writeable; -n = value after reset, -x = undefined value after reset Figure 19. GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004] For more detailed information on general-purpose inputs/outputs (GPIOs), see the TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide (literature number SPRU584). 88 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 power-down mode logic Figure 20 shows the power-down mode logic on the C6713/13B. CLKOUT2 Internal Clock Tree Clock Distribution and Dividers PD1 PD2 IFR IER PWRD CSR CPU PD3 TMS320C6713/13B CLKIN Clock PLL PowerDown Logic Internal Peripherals RESET External input clocks, with the exception of CLKIN and CLKOUT3, are not gated by the power-down mode logic. Figure 20. Power-Down Mode Logic triggering, wake-up, and effects The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15-10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 21 and described in Table 45. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189). POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 89 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 31 16 15 Reserved R/W-0 7 14 Enable or Non-Enabled Interrupt Wake R/W-0 13 Enabled Interrupt Wake R/W-0 12 PD3 R/W-0 11 PD2 R/W-0 10 PD1 R/W-0 9 8 0 Legend: R/W-x = Read/write reset value NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189). Figure 21. PWRD Field of the CSR Register A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account for this delay. If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt, the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt. PD2 and PD3 modes can only be aborted by device reset. Table 45 summarizes all the power-down modes. 90 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 45. Characteristics of the Power-Down Modes PRWD FIELD (BITS 15-10) 000000 001001 010001 POWER-DOWN MODE No power-down PD1 PD1 WAKE-UP METHOD -- Wake by an enabled interrupt Wake by an enabled or non-enabled interrupt EFFECT ON CHIP'S OPERATION -- CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the Power down boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, EDMA transactions can proceed between peripherals and internal memory. Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked, just as it does following power-up. -- 011010 PD2 Wake by a device reset 011100 PD3 Wake by a device reset All others Reserved -- When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications. On C6713B silicon revision 2.0 and C6713 silicon revision 1.1, the device includes a programmable PLL which allows software control of PLL bypass via the PLLEN bit in the PLLCSR register. With this enhanced functionality comes some additional considerations when entering power-down modes. The power-down modes (PD2 and PD3) function by disabling the PLL to stop clocks to the device. However, if the PLL is bypassed (PLLEN = 0), the device will still receive clocks from the external clock input (CLKIN). Therefore, bypassing the PLL makes the power-down modes PD2 and PD3 ineffective. Make sure that the PLL is enabled by writing a "1" to PLLEN bit (PLLCSR.0) before writing to either PD3 (CSR.11) or PD2 (CSR.10) to enter a power-down mode. power-supply sequencing TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time (>1 second) if the other supply is below the proper operating voltage. system-level design considerations System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 91 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 power-supply design considerations A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 22). I/O Supply DVDD Schottky Diode Core Supply C6000 DSP CVDD VSS GND Figure 22. Schottky Diode Diagram Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000 platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors. power-supply decoupling In order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. Assuming 0603 caps, the user should be able to fit a total of 60 caps -- 30 for the core supply and 30 for the I/O supply. These caps need to be close (no more than 1.25 cm maximum distance) to the DSP to be effective. Physically smaller caps are better, such as 0402, but the size needs to be evaluated from a yield/manufacturing point-of-view. Parasitic inductance limits the effectiveness of the decoupling capacitors, therefore physically smaller capacitors should be used while maintaining the largest available capacitance value. As with the selection of any component, verification of capacitor availability over the product's production lifetime needs to be considered. IEEE 1149.1 JTAG compatibility statement The TMS320C6713/13B DSP requires that both TRST and RESET resets be asserted upon power up to be properly initialized. While RESET initializes the DSP core, TRST initializes the DSP's emulation logic. Both resets are required for proper operation. While both TRST and RESET need to be asserted upon power up, only RESET needs to be released for the DSP to boot properly. TRST may be asserted indefinitely for normal operation, keeping the JTAG port interface and DSP's emulation logic in the reset state. TRST only needs to be released when it is necessary to use a JTAG controller to debug the DSP or exercise the DSP's boundary scan functionality. For maximum reliability, the TMS320C6713/13B DSP includes an internal pulldown (IPD) on the TRST pin to ensure that TRST will always be asserted upon power up and the DSP's internal emulation logic will always be properly initialized. 92 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of an external pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the DSP after powerup and externally drive TRST high before attempting any emulation or boundary scan operations. Following the release of RESET, the low-to-high transition of TRST must be "seen" to latch the state of EMU1 and EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. For more detailed information, see the terminal functions section of this data sheet. EMIF device speed The maximum EMIF speed on the C6713/13B device is 100 MHz. TI recommends utilizing I/O buffer information specification (IBIS) to analyze all AC timings to determine if the maximum EMIF speed is achievable for a given board layout. To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing Analysis application report (literature number SPRA839). For ease of design evaluation, Table 46 contains IBIS simulation results showing the maximum EMIF-SDRAM interface speeds for the given example boards (TYPE) and SDRAM speed grades. Timing analysis should be performed to verify that all AC timings are met for the specified board layout. Other configurations are also possible, but again, timing analysis must be done to verify proper AC timings. To maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see the Terminal Functions table for the EMIF output signals). POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 93 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 Table 46. C6713/13B Example Boards and Maximum EMIF Speed BOARD CONFIGURATION TYPE EMIF INTERFACE COMPONENTS BOARD TRACE SDRAM SPEED GRADE 143 MHz 32-bit SDRAM (-7) 1-Load Short Traces One bank of one 32-Bit SDRAM 1 to 3-inch traces with proper pp termination resistors; Trace impedance ~ 50 166 MHz 32-bit SDRAM (-6) 183 MHz 32-bit SDRAM (-55) 200 MHz 32-bit SDRAM (-5) 125 MHz 16-bit SDRAM (-8E) 2-Loads 2L d Short Traces One b k f t O bank of two 16-Bit SDRAMs 1.2 to 3 inches from EMIF to each load, with proper hl d ih termination resistors; Trace impedance ~ 78 133 MHz 16-bit SDRAM (-75) 143 MHz 16-bit SDRAM (-7E) 167 MHz 16-bit SDRAM (-6A) 167 MHz 16-bit SDRAM (-6) 125 MHz 16-bit SDRAM (-8E) One bank of two 32 Bit 32-Bit SDRAMs One bank of buffer 1.2 to 3 inches from EMIF to each load, with proper hl d ih termination resistors; Trace impedance ~ 78 133 MHz 16-bit SDRAM (-75) 143 MHz 16-bit SDRAM (-7E) 167 MHz 16-bit SDRAM (-6A) 167 MHz 16-bit SDRAM (-6) 143 MHz 32-bit SDRAM (-7) 3-Loads Long T L Traces One bank of one 32-Bit 32 Bit SDRAM One bank of one 32-Bit SBSRAM One bank of buffer 166 MHz 32-bit SDRAM (-6) 4 to 7 inches from EMIF; Trace impedance ~ 63 T i d 183 MHz 32-bit SDRAM (-55) 200 MHz 32-bit SDRAM (-5) MAXIMUM ACHIEVABLE EMIF-SDRAM INTERFACE SPEED 100 MHz For short traces, SDRAM data output hold time on these SDRAM speed grades cannot meet EMIF input hold time requirement (see NOTE 1). 100 MHz 100 MHz 100 MHz 100 MHz 100 MHz For short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE 1). 100 MHz 100 MHz 100 MHz For short traces, EMIF cannot meet SDRAM input hold requirement (see NOTE 1). 83 MHz 83 MHz 83 MHz SDRAM data output hold time cannot meet EMIF input hold requirement (see NOTE 1). 3-Loads 3L d Short Traces NOTE 1: Results are based on IBIS simulations for the given example boards (TYPE). Timing analysis should be performed to determine if timing requirements can be met for the particular system. 94 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 EMIF big endian mode correctness [C6713B only] The HD8 pin device endian mode (LENDIAN) selects the endian mode of operation (Little or Big Endian). For the C6713/13B device Little Endian is the default setting. The C6713B HD12 pin (EMIF Big Endian Mode Correctness) [EMIFBE] enhancement allows the flexibility to change the EMIF data placement on the EMIF bus. When using the default setting of HD12 = 1 for the C6713B, the EMIF will present 8-bit or 16-bit data on the ED[7:0] side of the bus if using Little Endian mode (HD8 = 1) and to the ED[31:24] side of the bus if using Big Endian mode. Figure 23 shows the mapping of 16-bit and 8-bit C6713B devices. EMIF DATA LINES (PINS) WHERE DATA PRESENT ED[31:24] (BE3) ED[23:16] (BE2) ED[15:8] (BE1) ED[7:0] (BE0) 32-Bit Device in Any Endianness Mode 16-Bit Device in Big Endianness Mode 8-Bit Device in Big Endianness Mode 16-Bit Device in Little Endianness Mode 8-Bit Device in Little Endianness Mode Figure 23. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 1) [C6713B Only] When HD12 = 0 for the C6713B, enabling EMIF endianness correction, the EMIF will present 8-bit or 16-bit data on the ED[7:0] side of the bus, regardless of the endianess mode (see Figure 24). EMIF DATA LINES (PINS) WHERE DATA PRESENT ED[31:24] (BE3) ED[23:16] (BE2) ED[15:8] (BE1) ED[7:0] (BE0) 32-Bit Device in Any Endianness Mode 16-Bit Device in Any Endianness Mode 8-Bit Device in Any Endianness Mode Figure 24. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 0) [C6713B Only] This new C6713B endianness correction functionality does not affect systems using the default value of HD12 = 1. This new C6713B feature does not affect systems operating in Little Endian mode. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 95 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 bootmode The C6713/13B device resets using the active-low signal RESET and the internal reset signal. While RESET is low, the internal reset is also asserted and the device is held in reset and is initialized to the prescribed reset state. Refer to reset timing for reset timing characteristics and states of device pins during reset. The release of the internal reset signal (see the Reset Phase 3 discussion in the Reset Timing section of this data sheet) starts the processor running with the prescribed device configuration and boot mode. The C6713/13B has three types of boot modes: D Host boot If host boot is selected, upon release of internal reset, the CPU is internally "stalled" while the remainder of the device is released. During this period, an external host can initialize the CPU's memory space as necessary through the host interface, including internal configuration registers, such as those that control the EMIF or other peripherals. Once the host is finished with all necessary initialization, it must set the DSPINT bit in the HPIC register to complete the boot process. This transition causes the boot configuration logic to bring the CPU out of the "stalled" state. The CPU then begins execution from address 0. The DSPINT condition is not latched by the CPU, because it occurs while the CPU is still internally "stalled". Also, DSPINT brings the CPU out of the "stalled" state only if the host boot process is selected. All memory may be written to and read by the host. This allows for the host to verify what it sends to the DSP if required. After the CPU is out of the "stalled" state , the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received. D Emulation boot Emulation boot mode is a variation of host boot. In this mode, it is not necessary for a host to load code or to set DSPINT to release the CPU from the "stalled" state. Instead, the emulator will set DSPINT if it has not been previously set so that the CPU can begin executing code from address 0. Prior to beginning execution, the emulator sets a breakpoint at address 0. This prevents the execution of invalid code by halting the CPU prior to executing the first instruction. Emulation boot is a good tool in the debug phase of development. D EMIF boot (using default ROM timings) Upon the release of internal reset, the 1K-Byte ROM code located in the beginning of CE1 is copied to address 0 by the EDMA using the default ROM timings, while the CPU is internally "stalled". The data should be stored in the endian format that the system is using. The boot process also lets you choose the width of the ROM. In this case, the EMIF automatically assembles consecutive 8-bit bytes or 16-bit half-words to form the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA as a single-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU is released from the "stalled" state and start running from address 0. 96 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 absolute maximum ratings over operating case temperature range (unless otherwise noted) Supply voltage range, CVDD (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 1.8 V Supply voltage range, DVDD (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 4 V Input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to DVDD + 0.5 V Output voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to DVDD + 0.5 V Operating case temperature ranges, TC: (default) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0_C to 90_C (A version) [13GDPA-200 and 13PYPA-167] . . . -40_C to105_C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65_C to 150_C Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 2: All voltage values are with respect to VSS. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 97 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 recommended operating conditions MIN PYP packages only CVDD DVDD Supply voltage, Core referenced to VSS Supply voltage, I/O referenced to VSS All signals except CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET All signals except CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET CLKS1/SCL1, DR1/SDA1, SCL0, SDA0, and RESET All signals except ECLKOUT, CLKOUT2, CLKOUT3, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 ECLKOUT, CLKOUT2, and CLKOUT3 All signals except ECLKOUT, CLKOUT2, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 ECLKOUT and CLKOUT2 All signals except ECLKOUT, CLKOUT2, CLKOUT3, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 ECLKOUT, CLKOUT2, and CLKOUT3 CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 All signals except ECLKOUT, CLKOUT2, CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 ECLKOUT and CLKOUT2 CLKS1/SCL1, DR1/SDA1, SCL0, and SDA0 TC NOM 1.20 1.20 1.4 3.3 MAX 1.32 1.32 1.47 3.47 UNIT V V V V V V 1.14 1.14 1.33 3.13 2 2 GDP packages for C6713/C6713B only GDP packages for C6713B-300 only VIH High level input voltage High-level 0.8 0.3*DVDD -8 -16 -8 -16 8 16 3 8 16 3 0 -40 90 105 V V mA mA mA mA mA mA mA mA mA mA _C VIL Low level input voltage Low-level High-level output current (C6713) IOH High-level output current (C6713B) Low-level output current (C6713) IOL Low-level output current (C6713B) Operating case temperature Default A version (13GDPA-200 and 13PYPA-167) The core supply should be powered up prior to (and powered down after), the I/O supply. Systems should be designed to ensure that neither supply is powered up for an extended period of time if the other supply is below the proper operating voltage. These values are compatible with existing 1.26V designs. Refers to DC (or steady state) currents only, actual switching currents are higher. For more details, see the device-specific IBIS models. 98 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted) PARAMETER VOH High-level output voltage Low-level output voltage lt All signals except SCL1, SDA1, SCL0, and SDA0 All signals except SCL1, SDA1, SCL0, and SDA0 SCL1, SDA1, SCL0, and SDA0 All signals except SCL1, SDA1, SCL0, and SDA0 SCL1, SDA1, SCL0, and SDA0 IOZ Off-state output current t All signals except SCL1, SDA1, SCL0, and SDA0 SCL1, SDA1, SCL0, and SDA0 GDP, CVDD = 1.4 V, CPU clock = 300 MHz GDP, CVDD = 1.26 V, CPU clock = 225 MHz IDD2V Core supply current 13GDPA, CVDD = 1.26 V, CPU clock = 200 MHz PYP, CVDD = 1.2 V, CPU clock = 200 MHz 13PYPA, CVDD = 1.2 V, CPU clock = 167 MHz IDD3V Ci Co TEST CONDITIONS IOH =MAX IOL = MAX IOL = MAX VI = VSS to DVDD MIN 2.4 TYP MAX UNIT V VOL 0.4 0.4 170 10 V V uA uA uA uA mA mA mA mA mA mA II Input current VO = DVDD or 0 V 945 625 560 565 480 75 170 10 I/O supply current Input capacitance Output capacitance C6713/13B, DVDD = 3.3 V, EMIF speed = 100 MHz 7 7 pF pF For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table. Measured with average activity (50% high/50% low power) at 25C case temperature and 100-MHz EMIF. This model represents a device performing high-DSP-activity operations 50% of the time, and the remainder performing low-DSP-activity operations. The high/low-DSP-activity models are defined as follows: High-DSP-Activity Model: CPU: 8 instructions/cycle with 2 LDDW instructions [L1 Data Memory: 128 bits/cycle via LDDW instructions; L1 Program Memory: 256 bits/cycle; L2/EMIF EDMA: 50% writes, 50% reads to/from SDRAM (50% bit-switching)] McBSP: 2 channels at E1 rate Timers: 2 timers at maximum rate Low-DSP-Activity Model: CPU: 2 instructions/cycle with 1 LDH instruction [L1 Data Memory: 16 bits/cycle; L1 Program Memory: 256 bits per 4 cycles; L2/EMIF EDMA: None] McBSP: 2 channels at E1 rate Timers: 2 timers at maximum rate The actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the TMS320C6713/12C/11C Power Consumption Summary application report (literature number SPRA889). POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 99 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PARAMETER MEASUREMENT INFORMATION Tester Pin Electronics Data Sheet Timing Reference Point 42 W 3.5 nH Transmission Line Z0 = 50 W (see note) Output Under Test Device Pin (see note) 4.0 pF 1.85 pF NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings. Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin. Figure 25. Test Load Circuit for AC Timing Measurements signal transition levels All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels. Vref = 1.5 V Figure 26. Input and Output Voltage Reference Levels for AC Timing Measurements All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks, VOL MAX and VOH MIN for output clocks. Vref = VIH MIN (or VOH MIN) Vref = VIL MAX (or VOL MAX) Figure 27. Rise and Fall Transition Time Voltage Reference Levels 100 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PARAMETER MEASUREMENT INFORMATION (CONTINUED) timing parameters and board routing analysis The timing parameter values specified in this data sheet do not include delays by board routings. As a good board design practice, such delays must always be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing Analysis application report (literature number SPRA839). If needed, external logic hardware such as buffers may be used to compensate any timing differences. For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 47 and Figure 28). Figure 28 represents a general transfer between the DSP and an external device. The figure also represents board route delays and how they are perceived by the DSP and the external device. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 101 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 PARAMETER MEASUREMENT INFORMATION (CONTINUED) Table 47. Board-Level Timings Example (see Figure 28) NO. 1 2 3 4 5 6 7 8 9 10 11 DESCRIPTION Clock route delay Minimum DSP hold time Minimum DSP setup time External device hold time requirement External device setup time requirement Control signal route delay External device hold time External device access time DSP hold time requirement DSP setup time requirement Data route delay ECLKOUT (Output from DSP) ECLKOUT (Input to External Device) Control Signals (Output from DSP) 3 1 2 5 Control Signals (Input to External Device) Data Signals (Output from External Device) Data Signals (Input to DSP) Control signals include data for Writes. Data signals are generated during Reads from an external device. 4 6 7 8 9 11 10 Figure 28. Board-Level Input/Output Timings 102 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 INPUT AND OUTPUT CLOCKS timing requirements for CLKIN for C6713/13BPYP-200 and C6713/13BGDP-225 (see Figure 29) PYP-200 NO. PLL MODE (PLLEN = 1) MIN 1 2 3 4 GDP-225 PLL MODE (PLLEN = 1) MIN 4.4 0.4C 0.4C 5 5 MAX 83.3 BYPASS MODE (PLLEN = 0) MIN 4.4 0.4C 0.4C 5 MAX ns ns ns ns UNIT BYPASS MODE (PLLEN = 0) MIN 5 0.4C 0.4C 5 MAX MAX 83.3 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low Transition time, CLKIN 5 0.4C 0.4C The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns. See the PLL and PLL controller section of this data sheet. timing requirements for CLKIN for C6713BGDP-300 (see Figure 29) GDP-300 NO. PLL MODE (PLLEN = 1) MIN 1 2 3 4 BYPASS MODE (PLLEN = 0) MIN 3.3 0.4C 0.4C 5 5 MAX UNIT MAX 83.3 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low Transition time, CLKIN 3.3 0.4C 0.4C ns ns ns ns The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns. See the PLL and PLL controller section of this data sheet. timing requirements for CLKIN for C6713PYPA-167 and C6713GDPA-200 (see Figure 29) PYPA-167 NO. PLL MODE (PLLEN = 1) MIN 1 2 3 4 GDPA-200 PLL MODE (PLLEN = 1) MIN 5 0.4C 0.4C 5 5 MAX 83.3 BYPASS MODE (PLLEN = 0) MIN 5 0.4C 0.4C 5 MAX ns ns ns ns UNIT BYPASS MODE (PLLEN = 0) MIN 6 0.4C 0.4C 5 MAX MAX 83.3 tc(CLKIN) tw(CLKINH) tw(CLKINL) tt(CLKIN) Cycle time, CLKIN Pulse duration, CLKIN high Pulse duration, CLKIN low Transition time, CLKIN 6 0.4C 0.4C The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns. See the PLL and PLL controller section of this data sheet. 1 2 CLKIN 3 4 4 Figure 29. CLKIN Timings POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 103 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 INPUT AND OUTPUT CLOCKS (CONTINUED) switching characteristics over recommended operating conditions for CLKOUT2 (see Figure 30) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 3 4 NO. PARAMETER UNIT MAX tc(CKO2) tw(CKO2H) tw(CKO2L) tt(CKO2) Cycle time, CLKOUT2 Pulse duration, CLKOUT2 high Pulse duration, CLKOUT2 low Transition time, CLKOUT2 C2 - 0.8 (C2/2) - 0.8 (C2/2) - 0.8 C2 + 0.8 (C2/2) + 0.8 (C2/2) + 0.8 2 ns ns ns ns The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. C2 = CLKOUT2 period in ns. CLKOUT2 period is determined by the PLL controller output SYSCLK2 period, which must be set to CPU period divide-by-2. 1 2 CLKOUT2 3 4 4 Figure 30. CLKOUT2 Timings switching characteristics over recommended operating conditions for CLKOUT3 (see Figure 31) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 1 2 3 4 5 NO. PARAMETER 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MAX MIN C3 - 0.9 (C3/2) - 0.9 (C3/2) - 0.9 1.5 MAX C3 + 0.9 (C3/2) + 0.9 (C3/2) + 0.9 3 7.5 UNIT tc(CKO3) tw(CKO3H) tw(CKO3L) tt(CKO3) td(CLKINH-CKO3V) Cycle time, CLKOUT3 Pulse duration, CLKOUT3 high Pulse duration, CLKOUT3 low Transition time, CLKOUT3 Delay time, CLKIN high to CLKOUT3 valid C3 - 0.6 (C3/2) - 0.6 (C3/2) - 0.6 1.5 C3 + 0.6 (C3/2) + 0.6 (C3/2) + 0.6 2 6.5 ns ns ns ns ns The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. C3 = CLKOUT3 period in ns. CLKOUT3 period is a divide-down of the CPU clock, configurable via the RATIO field in the PLLDIV3 register. CLKIN 1 CLKOUT3 3 2 NOTE A: For this example, the CLKOUT3 frequency is CLKIN divide-by-2. 4 4 5 5 Figure 31. CLKOUT3 Timings 104 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 INPUT AND OUTPUT CLOCKS (CONTINUED) timing requirements for ECLKIN (see Figure 32) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 3 4 NO. UNIT MAX ns ns ns 3 ns tc(EKI) tw(EKIH) tw(EKIL) tt(EKI) Cycle time, ECLKIN Pulse duration, ECLKIN high Pulse duration, ECLKIN low Transition time, ECLKIN 10 4.5 4.5 The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN. 1 2 ECLKIN 3 4 4 Figure 32. ECLKIN Timings switching characteristics over recommended operating conditions for ECLKOUT# (see Figure 33) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 3 4 5 6 NO. PARAMETER UNIT MAX E + 0.9 EH + 0.9 EL + 0.9 2 6.5 6.5 ns ns ns ns ns ns tc(EKO) tw(EKOH) tw(EKOL) tt(EKO) td(EKIH-EKOH) td(EKIL-EKOL) Cycle time, ECLKOUT Pulse duration, ECLKOUT high Pulse duration, ECLKOUT low Transition time, ECLKOUT Delay time, ECLKIN high to ECLKOUT high Delay time, ECLKIN low to ECLKOUT low E - 0.9 EH - 0.9 EL - 0.9 1 1 The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN. E = ECLKIN period in ns EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 105 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 ECLKIN 6 1 5 ECLKOUT 2 3 4 4 Figure 33. ECLKOUT Timings 106 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 ASYNCHRONOUS MEMORY TIMING timing requirements for asynchronous memory cycles (see Figure 34-Figure 35) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 3 4 6 7 NO. UNIT MAX ns ns ns ns tsu(EDV-AREH) th(AREH-EDV) tsu(ARDY-EKOH) th(EKOH-ARDY) Setup time, EDx valid before ARE high Hold time, EDx valid after ARE high Setup time, ARDY valid before ECLKOUT high Hold time, ARDY valid after ECLKOUT high 6.5 1 3 2.3 To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met. RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers. E = ECLKOUT period in ns switching characteristics over recommended operating conditions for asynchronous memory cycles (see Figure 34-Figure 35) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 5 8 9 10 11 NO. PARAMETER UNIT MAX ns ns 7 ns ns ns 7 ns ns tosu(SELV-AREL) toh(AREH-SELIV) td(EKOH-AREV) tosu(SELV-AWEL) toh(AWEH-SELIV) td(EKOH-AWEV) tosu(EDV-AWEL) Output setup time, select signals valid to ARE low Output hold time, ARE high to select signals invalid Delay time, ECLKOUT high to ARE valid Output setup time, select signals valid to AWE low Output hold time, AWE high to select signals and EDx invalid Delay time, ECLKOUT high to AWE valid Output setup time, ED valid to AWE low RS*E - 1.7 RH*E - 1.7 1.5 WS*E - 1.7 WH*E - 1.7 1.5 (WS-1)*E - 1.7 RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers. E = ECLKOUT period in ns Select signals include: CEx, BE[3:0], EA[21:2], and AOE. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 107 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 ASYNCHRONOUS MEMORY TIMING (CONTINUED) Setup = 2 ECLKOUT 1 CEx 1 BE[3:0] 1 EA[21:2] Address 3 4 ED[31:0] 1 AOE/SDRAS/SSOE 5 ARE/SDCAS/SSADS AWE/SDWE/SSWE 6 ARDY Strobe = 3 Not Ready Hold = 2 2 2 BE 2 Read Data 2 5 7 6 7 AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses. Figure 34. Asynchronous Memory Read Timing 108 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 ASYNCHRONOUS MEMORY TIMING (CONTINUED) Setup = 2 ECLKOUT 8 CEx 8 BE[3:0] 8 EA[21:2] 11 ED[31:0] AOE/SDRAS/SSOE ARE/SDCAS/SSADS 10 AWE/SDWE/SSWE 7 6 ARDY Strobe = 3 Not Ready Hold = 2 9 9 BE 9 Address 9 Write Data 10 7 6 AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses. Figure 35. Asynchronous Memory Write Timing POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 109 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS-BURST MEMORY TIMING timing requirements for synchronous-burst SRAM cycles (see Figure 36) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 6 7 NO. UNIT MAX ns ns tsu(EDV-EKOH) th(EKOH-EDV) Setup time, read EDx valid before ECLKOUT high Hold time, read EDx valid after ECLKOUT high 1.5 2.5 The C6713/13B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles (see Figure 36 and Figure 37) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 3 4 5 8 9 10 11 12 NO. PARAMETER UNIT MAX 7 7 ns ns ns 7 ns ns 7 7 7 ns ns ns ns 7 ns td(EKOH-CEV) td(EKOH-BEV) td(EKOH-BEIV) td(EKOH-EAV) td(EKOH-EAIV) td(EKOH-ADSV) td(EKOH-OEV) td(EKOH-EDV) td(EKOH-EDIV) td(EKOH-WEV) Delay time, ECLKOUT high to CEx valid Delay time, ECLKOUT high to BEx valid Delay time, ECLKOUT high to BEx invalid Delay time, ECLKOUT high to EAx valid Delay time, ECLKOUT high to EAx invalid Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid Delay time, ECLKOUT high to EDx valid Delay time, ECLKOUT high to EDx invalid Delay time, ECLKOUT high to AWE/SDWE/SSWE valid 1.2 1.2 1.2 1.2 1.2 1.2 1.2 The C6713/13B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses. 110 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED) ECLKOUT 1 CEx BE[3:0] EA[21:2] 6 ED[31:0] 8 ARE/SDCAS/SSADS 9 AOE/SDRAS/SSOE AWE/SDWE/SSWE 1 3 BE2 BE3 5 EA 7 Q1 8 9 Q2 Q3 Q4 BE4 2 BE1 4 ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses. Figure 36. SBSRAM Read Timing ECLKOUT CEx BE[3:0] EA[21:2] ED[31:0] ARE/SDCAS/SSADS AOE/SDRAS/SSOE 12 AWE/SDWE/SSWE 12 10 Q1 8 8 Q2 1 2 BE1 4 EA 11 Q3 Q4 1 3 BE2 BE3 5 BE4 ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses. Figure 37. SBSRAM Write Timing POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 111 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING timing requirements for synchronous DRAM cycles (see Figure 38) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 6 7 NO. UNIT MAX ns ns tsu(EDV-EKOH) th(EKOH-EDV) Setup time, read EDx valid before ECLKOUT high Hold time, read EDx valid after ECLKOUT high 1.5 2.5 The C6713/13B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. switching characteristics over recommended operating conditions for synchronous DRAM cycles (see Figure 38-Figure 44) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 3 4 5 8 9 10 11 12 NO. PARAMETER UNIT MAX 7 7 ns ns ns 7 ns ns 7 7 ns ns ns 7 7 ns ns td(EKOH-CEV) td(EKOH-BEV) td(EKOH-BEIV) td(EKOH-EAV) td(EKOH-EAIV) td(EKOH-CASV) td(EKOH-EDV) td(EKOH-EDIV) td(EKOH-WEV) td(EKOH-RAS) Delay time, ECLKOUT high to CEx valid Delay time, ECLKOUT high to BEx valid Delay time, ECLKOUT high to BEx invalid Delay time, ECLKOUT high to EAx valid Delay time, ECLKOUT high to EAx invalid Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid Delay time, ECLKOUT high to EDx valid Delay time, ECLKOUT high to EDx invalid Delay time, ECLKOUT high to AWE/SDWE/SSWE valid Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid 1.5 1.5 1.5 1.5 1.5 1.5 1.5 The C6713/13B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. 112 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING (CONTINUED) READ ECLKOUT 1 CEx BE[3:0] EA[21:13] EA[11:2] 4 Bank 4 Column 4 EA12 6 ED[31:0] AOE/SDRAS/SSOE 8 ARE/SDCAS/SSADS AWE/SDWE/SSWE 1 2 BE1 5 5 5 7 D2 3 BE2 BE3 BE4 D1 D3 D4 8 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 38. SDRAM Read Command (CAS Latency 3) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 113 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING (CONTINUED) WRITE ECLKOUT 1 CEx 2 BE[3:0] 4 EA[21:13] 4 EA[11:2] 4 EA12 9 ED[31:0] AOE/SDRAS/SSOE 8 ARE/SDCAS/SSADS 11 AWE/SDWE/SSWE 1 2 BE1 5 Bank 5 Column 5 9 D1 D2 D3 D4 10 BE2 BE3 BE4 3 8 11 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 39. SDRAM Write Command 114 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING (CONTINUED) ACTV ECLKOUT 1 CEx BE[3:0] EA[21:13] EA[11:2] EA12 ED[31:0] 12 AOE/SDRAS/SSOE ARE/SDCAS/SSADS AWE/SDWE/SSWE 1 4 Bank Activate 4 Row Address 4 Row Address 5 5 5 12 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 40. SDRAM ACTV Command DCAB ECLKOUT 1 CEx BE[3:0] EA[21:13, 11:2] 4 EA12 ED[31:0] 12 AOE/SDRAS/SSOE ARE/SDCAS/SSADS 11 AWE/SDWE/SSWE 1 5 12 11 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 41. SDRAM DCAB Command POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 115 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING (CONTINUED) DEAC ECLKOUT 1 CEx BE[3:0] 4 EA[21:13] EA[11:2] 4 EA12 ED[31:0] 12 AOE/SDRAS/SSOE ARE/SDCAS/SSADS 11 AWE/SDWE/SSWE 1 5 Bank 5 12 11 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 42. SDRAM DEAC Command REFR ECLKOUT 1 CEx BE[3:0] EA[21:2] EA12 ED[31:0] 12 AOE/SDRAS/SSOE 8 ARE/SDCAS/SSADS AWE/SDWE/SSWE 1 12 8 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 43. SDRAM REFR Command 116 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 SYNCHRONOUS DRAM TIMING (CONTINUED) MRS ECLKOUT 1 CEx BE[3:0] EA[21:2] ED[31:0] 12 AOE/SDRAS/SSOE 8 ARE/SDCAS/SSADS 11 AWE/SDWE/SSWE 1 4 MRS value 5 12 8 11 ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses. Figure 44. SDRAM MRS Command POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 117 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 HOLD/HOLDA TIMING timing requirements for the HOLD/HOLDA cycles (see Figure 45) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 3 NO. UNIT MAX ns th(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low E E = ECLKOUT period in ns switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles (see Figure 45) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 1 2 4 5 NO. PARAMETER 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MIN 2E 0 2E 0 MAX 2E 7E 2E UNIT MAX 2E 7E 2E td(HOLDL-EMHZ) td(EMHZ-HOLDAL) td(HOLDH-EMLZ) td(EMLZ-HOLDAH) Delay time, HOLD low to EMIF Bus high impedance Delay time, EMIF Bus high impedance to HOLDA low Delay time, HOLD high to EMIF Bus low impedance Delay time, EMIF Bus low impedance to HOLDA high 2E -0.1 2E -1.5 ns ns ns ns E = ECLKOUT period in ns EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE. All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1. DSP Owns Bus External Requestor Owns Bus 3 HOLD 2 HOLDA EMIF Bus DSP Owns Bus 5 4 1 C6713/13B C6713/13B EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE. Figure 45. HOLD/HOLDA Timing 118 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 BUSREQ TIMING switching characteristics over recommended operating conditions for the BUSREQ cycles (see Figure 46) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 td(EKOH-BUSRV) Delay time, ECLKOUT high to BUSREQ valid 1.5 MAX 7.2 ns NO. PARAMETER UNIT ECLKOUT 1 BUSREQ 1 Figure 46. BUSREQ Timing POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 119 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 RESET TIMING timing requirements for reset (see Figure 47) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 13 14 NO. UNIT MAX ns ns ns tw(RST) tsu(HD) th(HD) Pulse duration, RESET Setup time, HD boot configuration bits valid before RESET high Hold time, HD boot configuration bits valid after RESET high 100 2P 2P P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For the C6713/13B device, the PLL is bypassed immediately after the device comes out of reset. The PLL Controller can be programmed to change the PLL mode in software. For more detailed information on the PLL Controller, see the TMS320C6000 DSP Phase-Lock Loop (PLL) Controller Peripheral Reference Guide (literature number SPRU233). The Boot and device configurations bits are latched asynchronously when RESET is transitioning high. The Boot and device configurations bits consist of: HD[14, 8, 4:3]. switching characteristics over recommended operating conditions during reset (see Figure 47) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 2 3a 3b 4 5a 5b 6 7 8 9 10 11 12 NO. PARAMETER UNIT MAX 512 x CLKIN period ns ns ns 6P ns ns ns 6P ns ns 6P ns ns ns ns ns td(RSTH-ZV) td(RSTL-ECKOL) td(RSTL-ECKOL) td(RSTH-ECKOV) td(RSTL-CKO2IV) td(RSTL-CKO2IV) td(RSTH-CKO2V) td(RSTL-CKO3L) td(RSTH-CKO3V) td(RSTL-EMIFZHZ) td(RSTL-EMIFLIV) td(RSTL-Z1HZ) td(RSTL-Z2HZ) Delay time, external RESET high to internal reset high and all signal groups valid#|| Delay time, RESET low to ECLKOUT low (6713) CLKMODE0 = 1 0 0 0 0 0 0 0 0 0 Delay time, RESET low to ECLKOUT high impedance (6713B) Delay time, RESET high to ECLKOUT valid Delay time, RESET low to CLKOUT2 invalid (6713) Delay time, RESET low to CLKOUT2 high impedance (6713B) Delay time, RESET high to CLKOUT2 valid Delay time, RESET low to CLKOUT3 low Delay time, RESET high to CLKOUT3 valid Delay time, RESET low to EMIF Z group high impedance|| Delay time, RESET low to EMIF low group (BUSREQ) Delay time, RESET low to Z group 1 high impedance|| Delay time, RESET low to Z group 2 high impedance|| invalid|| P = 1/CPU clock frequency in ns. Note that while internal reset is asserted low, the CPU clock (SYSCLK1) period is equal to the input clock (CLKIN) period multiplied by 8. For example, if the CLKIN period is 20 ns, then the CPU clock (SYSCLK1) period is 20 ns x 8 = 160 ns. Therefore, P = SYSCLK1 = 160 ns while internal reset is asserted. # The internal reset is stretched exactly 512 x CLKIN cycles if CLKIN is used (CLKMODE0 = 1). If the input clock (CLKIN) is not stable when RESET is deasserted, the actual delay time may vary. || EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and HOLDA EMIF low group consists of: BUSREQ Z group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7], FSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0. Z group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals. 120 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 RESET TIMING (CONTINUED) Phase 1 CLKIN ECLKIN 1 RESET 2 Internal Reset Internal SYSCLK1 Internal SYSCLK2 Internal SYSCLK3 3 6713 ECLKOUT 6713B ECLKOUT 6713 CLKOUT2 6713B CLKOUT2 7 CLKOUT3 EMIF Z Group EMIF Low Group Z Group 1 Z Group 2 Boot and Device Configuration Pins Phase 2 Phase 3 4 5 6 8 2 2 2 2 14 9 10 11 12 13 EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and HOLDA EMIF low group consists of: BUSREQ Z group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7], FSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0. Z group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals. Boot and device configurations consist of: HD[14, 8, 4:3]. EMIF Z group consists of: Figure 47. Reset Timing Reset Phase 1: The RESET pin is asserted. During this time, all internal clocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8. Reset Phase 2: The RESET pin is deasserted but the internal reset is stretched. During this time, all internal clocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8. Reset Phase 3: Both the RESET pin and internal reset are deasserted. During this time, all internal clocks are running at their default divide-down frequency of CLKIN. The CPU clock (SYSCLK1) is running at CLKIN frequency. The peripheral clock (SYSCLK2) is running at CLKIN frequency divide-by-2. The EMIF internal clock source (SYSCLK3) is running at CLKIN frequency divide-by-2. SYSCLK3 is reflected on the ECLKOUT pin (when EKSRC bit = 0 [default]). CLKOUT3 is running at CLKIN frequency divide-by-8. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 121 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 EXTERNAL INTERRUPT TIMING timing requirements for external interrupts (see Figure 48) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 NO. UNIT MAX ns ns ns ns tw(ILOW) tw(IHIGH) Width of the NMI interrupt pulse low Width of the EXT_INT interrupt pulse low Width of the NMI interrupt pulse high Width of the EXT_INT interrupt pulse high 2P 4P 2P 4P P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. 2 1 EXT_INT, NMI Figure 48. External/NMI Interrupt Timing 122 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING timing requirements for McASP (see Figure 49 and Figure 50) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 1 2 3 4 5 6 7 8 tc(AHCKRX) tw(AHCKRX) tc(ACKRX) tw(ACKRX) tsu(AFRXC-ACKRX) th(ACKRX-AFRX) tsu(AXR-ACKRX) th(ACKRX-AXR) Cycle time, AHCLKR/X Pulse duration, AHCLKR/X high or low Cycle time, ACLKR/X Pulse duration, ACLKR/X high or low Setup time, AFSR/X input valid before ACLKR/X latches data Hold time, AFSR/X input valid after ACLKR/X latches data Setup time, AXR input valid before ACLKR/X latches data ACLKR/X ext ACLKR/X ext ACLKR/X int ACLKR/X ext ACLKR/X int ACLKR/X ext ACLKR/X int ACLKR/X ext 20 7.5 33 14 6 3 0 3 10.2 6 1 3 MAX 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MIN 20 7.5 33 14 6 3 0 3 8 3 1 3 MAX ns ns ns ns ns ns ns ns ns ns ns ns NO. UNIT Hold time, AXR input valid after ACLKR/X latches ACLKR/X int data ACLKR/X ext switching characteristics over recommended operating conditions for McASP (see Figure 49 and Figure 50) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 9 10 11 12 13 14 15 NO. PARAMETER UNIT MAX ns ns ns ns 5 10 5 10 10 10 ns ns ns ns ns ns tc(AHCKRX) tw(AHCKRX) tc(ACKRX) tw(ACKRX) td(ACKRX-AFRX) td(ACKX-AXRV) tdis(ACKRX-AXRHZ) Cycle time, AHCLKR/X Pulse duration, AHCLKR/X high or low Cycle time, ACLKR/X Pulse duration, ACLKR/X high or low Delay time, ACLKR/X transmit edge to AFSX/R output valid Delay time ACLKX transmit edge to AXR output valid time, Disable time, AXR high impedance following last data bit from ACLKR/X transmit edge ACLKR/X int ACLKR/X int ACLKR/X int ACLKR/X ext ACLKR/X int ACLKR/X ext ACLKR/X int ACLKR/X ext 20 (AH/2) - 2.5 33 (A/2) - 2.5 -1 0 -1 0 -1 -1 AH = AHCLKR/X period in ns. A = ACLKR/X period in ns. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 123 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED) 2 1 AHCLKR/X (Falling Edge Polarity) AHCLKR/X (Rising Edge Polarity) 4 3 ACLKR/X (Falling Edge Polarity) ACLKR/X (Rising Edge Polarity) 6 5 AFSR/X (Bit Width, 0 Bit Delay) AFSR/X (Bit Width, 1 Bit Delay) AFSR/X (Bit Width, 2 Bit Delay) AFSR/X (Slot Width, 0 Bit Delay) AFSR/X (Slot Width, 1 Bit Delay) AFSR/X (Slot Width, 2 Bit Delay) 8 7 AXR[n] (Data In/Receive) A0 A1 A30 A31 B0 B1 B30 B31 C0 C1 C2 C3 C31 4 2 Figure 49. McASP Input Timings 124 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED) 10 9 AHCLKR/X (Falling Edge Polarity) AHCLKR/X (Rising Edge Polarity) 12 12 10 11 ACLKR/X (Falling Edge Polarity) ACLKR/X (Rising Edge Polarity) 13 AFSR/X (Bit Width, 0 Bit Delay) 13 13 13 AFSR/X (Bit Width, 1 Bit Delay) AFSR/X (Bit Width, 2 Bit Delay) 13 AFSR/X (Slot Width, 0 Bit Delay) 13 13 AFSR/X (Slot Width, 1 Bit Delay) 14 AFSR/X (Slot Width, 2 Bit Delay) 14 14 AXR[n] (Data Out/Transmit) A0 A1 A30 A31 B0 B1 B30 B31 C0 C1 C2 C3 C31 14 14 14 15 Figure 50. McASP Output Timings POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 125 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 INTER-INTEGRATED CIRCUITS (I2C) TIMING timing requirements for I2C timings (see Figure 51) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 STANDARD MODE MIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 NO. UNIT FAST MODE MIN 2.5 0.6 0.6 1.3 0.6 100 0 1.3 0.9 300 300 300 300 50 400 MAX s s s s s ns s s ns ns ns ns s ns pF MAX tc(SCL) tsu(SCLH-SDAL) th(SCLL-SDAL) tw(SCLL) tw(SCLH) tsu(SDAV-SDLH) th(SDA-SDLL) tw(SDAH) tr(SDA) tr(SCL) tf(SDA) tf(SCL) tsu(SCLH-SDAH) tw(SP) Cb # Cycle time, SCL Setup time, SCL high before SDA low (for a repeated START condition) Hold time, SCL low after SDA low (for a START and a repeated START condition) Pulse duration, SCL low Pulse duration, SCL high Setup time, SDA valid before SCL high Hold time, SDA valid after SCL low (For I2C bus devices) Pulse duration, SDA high between STOP and START conditions Rise time, SDA Rise time, SCL Fall time, SDA Fall time, SCL Setup time, SCL high before SDA high (for STOP condition) Pulse duration, spike (must be suppressed) Capacitive load for each bus line 10 4.7 4 4.7 4 250 0 4.7 1000 1000 300 300 4 400 20 + 0.1Cb# 20 + 0.1Cb # 20 + 0.1Cb# 20 + 0.1Cb# 0.6 0 The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered down. A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH) 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-Bus Specification) before the SCL line is released. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V IHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL. The maximum t h(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal. # C = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed. b 126 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 11 SDA 8 4 10 SCL 1 7 3 Stop Start Repeated Start 12 3 2 5 6 14 13 9 Stop Figure 51. I2C Receive Timings POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 127 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 INTER-INTEGRATED CIRCUITS (I2C) TIMING (CONTINUED) switching characteristics for I2C timings (see Figure 52) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 STANDARD MODE MIN 16 17 18 19 20 21 22 23 24 25 26 27 28 29 NO. PARAMETER UNIT FAST MODE MIN 2.5 0.6 0.6 1.3 0.6 100 0 1.3 0.9 300 300 300 300 10 MAX s s s s s ns s s ns ns ns ns s pF MAX tc(SCL) td(SCLH-SDAL) td(SDAL-SCLL) tw(SCLL) tw(SCLH) td(SDAV-SDLH) tv(SDLL-SDAV) tw(SDAH) tr(SDA) tr(SCL) tf(SDA) tf(SCL) td(SCLH-SDAH) Cp Cycle time, SCL Delay time, SCL high to SDA low (for a repeated START condition) Delay time, SDA low to SCL low (for a START and a repeated START condition) Pulse duration, SCL low Pulse duration, SCL high Delay time, SDA valid to SCL high Valid time, SDA valid after SCL low (For Rise time, SDA Rise time, SCL Fall time, SDA Fall time, SCL Delay time, SCL high to SDA high (for STOP condition) Capacitance for each I2C pin I2C bus devices) Pulse duration, SDA high between STOP and START conditions 10 4.7 4 4.7 4 250 0 4.7 1000 1000 300 300 4 10 20 + 0.1Cb 20 + 0.1Cb 20 + 0.1Cb 20 + 0.1Cb 0.6 Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed. 26 SDA 23 19 25 SCL 16 22 18 Stop Start Repeated Start 27 18 17 20 21 28 24 Stop Figure 52. I2C Transmit Timings 128 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 HOST-PORT INTERFACE TIMING timing requirements for host-port interface cycles (see Figure 53, Figure 54, Figure 55, and Figure 56) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 1 2 3 4 10 11 12 13 14 18 19 NO. 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MIN 5 4 4P 4P 4P 5 3 5 3 2 2 2 MAX UNIT MAX tsu(SELV-HSTBL) th(HSTBL-SELV) tw(HSTBL) tw(HSTBH) tsu(SELV-HASL) th(HASL-SELV) tsu(HDV-HSTBH) th(HSTBH-HDV) th(HRDYL-HSTBL) tsu(HASL-HSTBL) th(HSTBL-HASL) Setup time, select signals valid before HSTROBE low Hold time, select signals valid after HSTROBE low Pulse duration, HSTROBE low (host read access) Pulse duration, HSTROBE low (host write access) Pulse duration, HSTROBE high between consecutive accesses Setup time, select signals valid before HAS low Hold time, select signals valid after HAS low Setup time, host data valid before HSTROBE high Hold time, host data valid after HSTROBE high Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly. Setup time, HAS low before HSTROBE low Hold time, HAS low after HSTROBE low 5 4 10P + 5.8 4P 4P 5 3 5 3 2 2 2 ns ns ns ns ns ns ns ns ns ns ns HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. Select signals include: HCNTL[1:0], HR/W, and HHWIL. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 129 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 switching characteristics over recommended operating conditions during host-port interface cycles (see Figure 53, Figure 54, Figure 55, and Figure 56) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 5 6 7 8 9 15 16 17 NO. PARAMETER 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MIN 1 3 2 2P - 4 MAX 12 12 UNIT MAX 15 15 td(HCS-HRDY) td(HSTBL-HRDYH) td(HSTBL-HDLZ) td(HDV-HRDYL) toh(HSTBH-HDV) td(HSTBH-HDHZ) td(HSTBL-HDV) td(HSTBH-HRDYH) Delay time, HCS to HRDY 1 3 2 2P - 4 3 2 3 3 ns ns ns ns Delay time, HSTROBE low to HRDY high# Delay time, HSTROBE low to HD low impedance for an HPI read Delay time, HD valid to HRDY low Output hold time, HD valid after HSTROBE high Delay time, HSTROBE high to HD high impedance Delay time, HSTROBE low to HD valid Delay time, HSTROBE high to HRDY high|| 12 12 10P + 5.8 15 3 3 3 3 12 12 12.5 12 ns ns ns ns HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. HCS enables HRDY, and HRDY is always low when HCS is high. The case where HRDY goes high when HCS falls indicates that HPI is busy completing a previous HPID write or READ with autoincrement. # This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID. || This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY remains low if the access is not an HPID write or autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY signal. 130 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 HOST-PORT INTERFACE TIMING (CONTINUED) HAS HCNTL[1:0] 1 HR/W 1 HHWIL HSTROBE HCS 7 HD[15:0] (output) 5 HRDY (case 1) 6 HRDY (case 2) 1 2 2 2 3 4 1 1 1 2 2 2 3 15 9 8 8 16 2nd halfword 15 9 5 5 1st halfword 17 17 HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. Figure 53. HPI Read Timing (HAS Not Used, Tied High) HAS 10 HCNTL[1:0] 10 HR/W 10 HHWIL HSTROBE HCS 7 HD[15:0] (output) 5 HRDY (case 1) 8 HRDY (case 2) 19 11 11 10 19 11 10 11 11 11 10 4 18 15 15 3 18 9 1st half-word 8 16 9 17 17 2nd half-word 5 5 For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. Figure 54. HPI Read Timing (HAS Used) POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 131 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 HOST-PORT INTERFACE TIMING (CONTINUED) HAS HCNTL[1:0] 1 HR/W 1 HHWIL 3 HSTROBE HCS 12 HD[15:0] (input) 5 HRDY 1 2 2 2 1 1 1 2 2 2 3 14 4 13 2nd halfword 12 17 13 5 1st halfword HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. Figure 55. HPI Write Timing (HAS Not Used, Tied High) HAS 19 10 HCNTL[1:0] 10 HR/W 10 HHWIL 3 HSTROBE HCS HD[15:0] (input) 5 HRDY 19 10 11 11 11 10 11 11 10 11 14 18 12 4 18 13 2nd half-word 12 13 17 5 1st half-word For correct operation, strobe the HAS signal only once per HSTROBE active cycle. HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS. Figure 56. HPI Write Timing (HAS Used) 132 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING timing requirements for McBSP (see Figure 57) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 2 3 5 6 7 8 10 11 NO. UNIT MAX ns ns ns ns ns ns ns ns tc(CKRX) tw(CKRX) tsu(FRH-CKRL) th(CKRL-FRH) tsu(DRV-CKRL) th(CKRL-DRV) tsu(FXH-CKXL) th(CKXL-FXH) Cycle time, CLKR/X Pulse duration, CLKR/X high or CLKR/X low Setup time external FSR high before CLKR low time, Hold time external FSR high after CLKR low time, Setup time DR valid before CLKR low time, Hold time DR valid after CLKR low time, Setup time external FSX high before CLKX low time, Hold time external FSX high after CLKX low time, CLKR/X ext CLKR/X ext CLKR int CLKR ext CLKR int CLKR ext CLKR int CLKR ext CLKR int CLKR ext CLKX int CLKX ext CLKX int CLKX ext 2P 0.5 * tc(CKRX) -1 9 1 6 3 8 0 3 4 9 1 6 3 CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum bit rate for communications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave. This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the resonable range of 40/60 duty cycle. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 133 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) switching characteristics over recommended operating conditions for McBSP (see Figure 57) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MIN 1 2 3 4 9 td(CKSH-CKRXH) tc(CKRX) tw(CKRX) td(CKRH-FRV) td(CKXH-FXV) tdis(CKXH-DXHZ) td(CKXH-DXV) Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input Cycle time, CLKR/X Pulse duration, CLKR/X high or CLKR/X low Delay time, CLKR high to internal FSR valid Delay time, CLKX high to internal FSX valid Disable time, DX high impedance following last data bit from CLKX high Delay time, CLKX high to DX val valid Delay time, FSX high to DX valid 14 NO. PARAMETER 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MIN 1.8 2P MAX 10 UNIT MAX 10 1.8 2P C - 1# -2 -2 2 -1 1.5 -3.2 + D1|| 0.5 + D1|| -1.5 2 ns ns CLKR/X int CLKR/X int CLKR int CLKX int CLKX ext CLKX int CLKX ext CLKX int CLKX ext FSX int FSX ext C + 1# 3 3 9 4 10 4 + D2|| 10+ D2|| 4.5 9 C - 1# -2 -2 2 -1 1.5 -3.2 + D1|| 0.5 + D1|| -1 2 C + 1# 3 3 9 4 10 4 + D2|| 10+ D2|| 7.5 ns ns ns 12 ns 13 ns td(FXH-DXV) ONLY applies when in data delay 0 (XDATDLY = 00b) mode ns 11.5 CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. Minimum delay times also represent minimum output hold times. P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum bit rate for communications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock; where the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), use 2P = 33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave. # C = H or L S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency) = sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see footnote above). || Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR. If DXENA = 0, then D1 = D2 = 0 If DXENA = 1, then D1 = 2P, D2 = 4P 134 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) CLKS 1 3 CLKR 4 FSR (int) FSR (ext) 7 DR 3 CLKX 9 FSX (int) 10 FSX (ext) FSX (XDATDLY=00b) 12 DX Bit 0 14 13 Bit(n-1) 13 (n-2) (n-3) 11 2 3 Bit(n-1) 8 (n-2) (n-3) 5 4 6 2 3 Figure 57. McBSP Timings POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 135 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) timing requirements for FSR when GSYNC = 1 (see Figure 58) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 tsu(FRH-CKSH) th(CKSH-FRH) Setup time, FSR high before CLKS high Hold time, FSR high after CLKS high 4 4 MAX ns ns NO. UNIT CLKS 1 FSR external CLKR/X (no need to resync) CLKR/X (needs resync) 2 Figure 58. FSR Timing When GSYNC = 1 timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0 (see Figure 59) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MASTER MIN 4 5 NO. UNIT SLAVE MAX MIN 2 - 6P 5 + 12P MAX ns ns tsu(DRV-CKXL) th(CKXL-DRV) Setup time, DR valid before CLKX low Hold time, DR valid after CLKX low 12 4 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. 136 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0 (see Figure 59) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MASTER MIN 1 2 3 6 th(CKXL-FXL) td(FXL-CKXH) td(CKXH-DXV) tdis(CKXL-DXHZ) Hold time, FSX low after CLKX low Delay time, FSX low to CLKX high# Delay time, CLKX high to DX valid Disable time, DX high impedance following last data bit from CLKX low Disable time, DX high impedance following last data bit from FSX high Delay time, FSX low to DX valid T-2 L-2 -3 L-4 MAX T+3 L+3 4 L+3 6P + 2 10P + 17 SLAVE MIN MAX 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MASTER MIN T-2 L-2 -3 L-2 MAX T+3 L+3 4 L+3 6P + 2 10P + 17 SLAVE MIN MAX ns ns ns ns NO. PARAMETER UNIT 7 tdis(FXH-DXHZ) td(FXL-DXV) 2P + 1.5 6P + 17 2P + 3 6P + 17 ns 8 4P + 2 8P + 17 4P + 2 8P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP # FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX). CLKX 1 FSX 7 6 DX DR Bit 0 4 Bit 0 Bit(n-1) 8 Bit(n-1) 5 (n-2) (n-3) (n-4) 3 (n-2) (n-3) (n-4) 2 Figure 59. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 137 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0 (see Figure 60) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MASTER MIN 4 5 NO. UNIT SLAVE MIN 2 - 6P 5 + 12P MAX ns ns MAX tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high Hold time, DR valid after CLKX high 12 4 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0 (see Figure 60) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MASTER MIN 1 2 3 th(CKXL-FXL) td(FXL-CKXH) td(CKXL-DXV) Hold time, FSX low after CLKX low Delay time, FSX low to CLKX high# Delay time, CLKX low to DX valid Disable time, DX high impedance following last data bit from CLKX low Delay time, FSX low to DX valid L-2 T-2 -3 MAX L+3 T+3 4 6P + 2 10P + 17 SLAVE MIN MAX 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MASTER MIN L-2 T-2 -3 MAX L+3 T+3 4 6P + 2 10P + 17 SLAVE MIN MAX ns ns ns NO. PARAMETER UNIT 6 tdis(CKXL-DXHZ) -4 4 6P + 1.5 10P + 17 -2 4 6P + 3 10P + 17 ns 7 td(FXL-DXV) H-2 H+4 4P + 2 8P + 17 H-2 H + 6.5 4P + 2 8P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP # FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX). 138 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) CLKX 1 FSX DX DR 6 Bit 0 Bit 0 7 Bit(n-1) 4 Bit(n-1) 3 (n-2) 5 (n-2) (n-3) (n-4) (n-3) (n-4) 2 Figure 60. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0 timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1 (see Figure 61) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MASTER MIN 4 5 NO. UNIT SLAVE MIN 2 - 6P 5 + 12P MAX ns ns MAX tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high Hold time, DR valid after CLKX high 12 4 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 139 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1 (see Figure 61) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MASTER MIN 1 2 3 th(CKXH-FXL) td(FXL-CKXL) td(CKXL-DXV) Hold time, FSX low after CLKX high Delay time, FSX low to CLKX low# Delay time, CLKX low to DX valid Disable time, DX high impedance following last data bit from CLKX high Disable time, DX high impedance following last data bit from FSX high Delay time, FSX low to DX valid T-2 H-2 -3 MAX T+3 H+3 4 6P + 2 10P + 17 SLAVE MIN MAX 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MASTER MIN T-2 H-2 -3 MAX T+3 H+3 4 6P + 2 10P + 17 SLAVE MIN MAX ns ns ns NO. PARAMETER UNIT 6 tdis(CKXH-DXHZ) H - 3.6 H+3 H-2 H+3 ns 7 tdis(FXH-DXHZ) 2P + 1.5 6P + 17 2P + 3 6P + 17 ns 8 td(FXL-DXV) 4P + 2 8P + 17 4P + 2 8P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP # FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX). CLKX 1 FSX 6 DX DR Bit 0 4 Bit 0 Bit(n-1) 7 8 Bit(n-1) 5 (n-2) (n-3) (n-4) 3 (n-2) (n-3) (n-4) 2 Figure 61. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1 140 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1 (see Figure 62) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MASTER MIN 4 5 NO. UNIT SLAVE MIN 2 - 6P 5 + 12P MAX ns ns MAX tsu(DRV-CKXH) th(CKXH-DRV) Setup time, DR valid before CLKX high Hold time, DR valid after CLKX high 12 4 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1 (see Figure 62) 13PYPA-167 13PYP-200 13GDPA-200 13GDP-225 MASTER MIN 1 2 3 th(CKXH-FXL) td(FXL-CKXL) td(CKXH-DXV) Hold time, FSX low after CLKX high Delay time, FSX low to CLKX low# Delay time, CLKX high to DX valid Disable time, DX high impedance following last data bit from CLKX high Delay time, FSX low to DX valid H-2 T-2 -3 MAX H+3 T+3 4 6P + 2 10P + 17 SLAVE MIN MAX 13BPYPA-167 13BPYP-200 13BGDPA-200 13BGDP-225 13BGDP-300 MASTER MIN H-2 T-2 -3 MAX H+3 T+3 4 6P + 2 10P + 17 SLAVE MIN MAX ns ns ns NO. PARAMETER UNIT 6 tdis(CKXH-DXHZ) -3.6 4 6P + 1.5 10P + 17 -2 4 6P + 3 10P + 17 ns 7 td(FXL-DXV) L-2 L+4 4P + 2 8P + 17 L-2 L + 6.5 4P + 2 8P + 17 ns P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1. S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency) = Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period) T = CLKX period = (1 + CLKGDV) * S H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally. CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP # FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX). POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 141 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED) CLKX 1 FSX 6 DX DR Bit 0 4 Bit 0 Bit(n-1) 7 Bit(n-1) 3 (n-2) 5 (n-2) (n-3) (n-4) (n-3) (n-4) 2 Figure 62. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1 142 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 TIMER TIMING timing requirements for timer inputs (see Figure 63) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 NO. UNIT MAX ns ns tw(TINPH) tw(TINPL) Pulse duration, TINP high Pulse duration, TINP low 2P 2P P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. switching characteristics over recommended operating conditions for timer outputs (see Figure 63) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 3 4 NO. PARAMETER UNIT MAX ns ns tw(TOUTH) tw(TOUTL) Pulse duration, TOUT high Pulse duration, TOUT low 4P - 3 4P - 3 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. 2 1 TINPx 3 TOUTx 4 Figure 63. Timer Timing POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 143 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING timing requirements for GPIO inputs (see Figure 64) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 2 NO. UNIT MAX ns ns tw(GPIH) tw(GPIL) Pulse duration, GPIx high Pulse duration, GPIx low 4P 4P P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the DSP recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to at least 24P to allow the DSP enough time to access the GPIO register through the CFGBUS. switching characteristics over recommended operating conditions for GPIO outputs (see Figure 64) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 3 4 NO. PARAMETER UNIT MAX ns ns tw(GPOH) tw(GPOL) Pulse duration, GPOx high Pulse duration, GPOx low 12P - 3 12P - 3 P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns. The number of CFGBUS cycles between two back-to-back CFGBUS writes to the GPIO register is 12 SYSCLK1 cycles; therefore, the minimum GPOx pulse width is 12P. 2 1 GPIx 3 GPOx 4 Figure 64. GPIO Port Timing 144 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 JTAG TEST-PORT TIMING timing requirements for JTAG test port (see Figure 65) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 1 3 4 tc(TCK) tsu(TDIV-TCKH) th(TCKH-TDIV) Cycle time, TCK Setup time, TDI/TMS/TRST valid before TCK high Hold time, TDI/TMS/TRST valid after TCK high 35 10 7 MAX ns ns ns NO. UNIT switching characteristics over recommended operating conditions for JTAG test port (see Figure 65) PYPA-167 PYP-200 GDPA-200 GDP-225 GDP-300 MIN 2 td(TCKL-TDOV) Delay time, TCK low to TDO valid 0 MAX 15 ns NO. PARAMETER UNIT 1 TCK 2 TDO 3 TDI/TMS/TRST 4 2 Figure 65. JTAG Test-Port Timing POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 145 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 GDP (S-PBGA-N272) 27,20 SQ 26,80 24,20 SQ 23,80 MECHANICAL DATA PLASTIC BALL GRID ARRAY 24,13 TYP 1,27 0,635 A1 Corner Y W V U T R P N M L K J H G F E D C B A 1 2 3 4 5 6 7 8 9 11 13 15 17 19 10 12 14 16 18 20 1,27 0,635 1,22 1,12 2,57 MAX Seating Plane Bottom View 0,65 0,57 0,90 0,60 0,10 0,70 0,50 0,15 4204396/A 04/02 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC MO-151 thermal resistance characteristics (S-PBGA package) NO Two Signals, Two Planes (4-Layer Board) 1 2 3 4 5 6 7 8 9 C/W RJC PsiJT RJB RJA RJA RJA RJA RJA PsiJB Junction-to-case Junction-to-package top Junction-to-board Junction-to-free air Junction-to-free air Junction-to-free air Junction-to-free air Junction-to-free air Junction-to-board 9.7 1.5 19 22 21 20 19 18 16 Air Flow (m/s) N/A 0.0 N/A 0.0 0.5 1.0 2.0 4.0 0.0 m/s = meters per second 146 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MECHANICAL DATA (CONTINUED) TMS320C6713/13B Device-Specific PYP (S-PQFP-G208) 156 105 PowerPAD PLASTIC QUAD FLATPACK 157 104 Thermal Pad (See Note D) 0,27 0,17 0,08 M 0,50 0,13 NOM 208 53 1 8,25 7,15 SQ 25,50 TYP 28,05 SQ 27,95 30,10 SQ 29,90 52 Gage Plane 0,25 0-7 0,75 0,45 Seating Plane 0,15 0,05 1,45 1,35 1,60 MAX Thermal Pad Externally Flush with Mold Compound 0,08 4/17/02 NOTES: A. B. C. D. All linear dimensions are in millimeters. The generic drawing (ECN# 4146966) is subject to change without notice and will affect this drawing. Body dimensions include mold flash or protrusions. For proper device thermal performance, the thermal pad must be soldered to an external thermal plane. This pad is electrically and thermally connected to the backside of the die. For the TMS320C6713/13B 208-Pin PowerPAD plastic quad flatpack, the external thermal pad dimensions are: 7.2 x 7.2 mm and the thermal pad is externally flush with the mold compound. E. Falls within JEDEC MS-026 PowerPAD is a trademark of Texas Instruments. POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 147 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 MECHANICAL DATA (CONTINUED) thermal resistance characteristics (S-PQFP-G208 package) NO Junction-to-Pad Two Signals, Two Planes (4-Layer Board) - 208-pin PYP 1 RJP Junction-to-pad, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. Junction-to-Package Top Two Signals, Two Planes (4-Layer Board) - 208-pin PYP 2 3 PsiJT PsiJT Junction-to-package top, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. Junction-to-package top, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. Two Signals (2-Layer Board) 4 5 PsiJT PsiJT Junction-to-package top, 26 x 26 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. Junction-to-package top, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. Junction-to-Still Air Two Signals, Two Planes (4-Layer Board) - 208-pin PYP 6 7 RJA RJA Junction-to-still air, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. Junction-to-still air, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and vias going to GND plane, isolated from power plane. Two Signals (2-Layer Board) 8 9 RJA RJA Junction-to-still air, 26 x 26 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. Junction-to-still air, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to copper plane on bottom of board. 14 20 13 20 0.18 0.23 0.18 0.23 0.2 C/W 148 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 TMS320C6713, TMS320C6713B FLOATING-POINT DIGITAL SIGNAL PROCESSORS SPRS186I - DECEMBER 2001 - REVISED MAY 2004 REVISION HISTORY This data sheet revision history highlights the technical changes made to the SPRS186H device-specific data sheet to make it an SPRS186I revision. Scope: Applicable updates to the C67x device family, specifically relating to the C6713 devices, have been incorporated. PAGE(S) NO. 1 ADDITIONS/CHANGES/DELETIONS Added (GDP) to the 3.3-V I/Os, 1.2-V Internal (GDP & PYP) bullet. Added a footnote stating that the 1.2-V value is compatible with existing 1.26V designs. Updated Table 2 Voltage for C6713/C6713B to reflect 1.20V. Added footnote stating that the new voltage is compatible with existing 1.26V designs. Updated the CVDD voltage for the GDP package to 1.20V. Added footnote stating that the new voltage is compatible with existing 1.26V designs. Updated the CVDD voltage for the GDP package to 1.20V. Added footnote stating that the new voltage is compatible with existing 1.26V designs. Updated the CVDD (Core) voltages to 1.20V for the following parts: TMS320C6713GDP225 TMS320C6713GDPA200 TMS320C6713BGDP225 TMS32C6713BGDPA200 Added footnote stating that the new voltage is compatible with existing 1.26V designs. 10 57 58 98 recommended operating conditions table Removed the V(C - D) and V(D - C) rows from the table. GDP packages for C6713/C6713B only, changed the MIN = 1.14, and NOM = 1.20. Added a footnote to the table to show that the new values are compatible with existing 1.26 V designs. electrical characteristics over recommended ranges of supply voltage and operating case temperature table Added a sub-row to the Core Supply Current row to show power information for the 300 MHz device. 99 POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443 149 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DSP Interface Logic Power Mgmt Microcontrollers amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com Applications Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2004, Texas Instruments Incorporated www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless |
Price & Availability of TMS320C6713
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |