View 74F259_228532.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INTEGRATED CIRCUITS
74F259 Latch
Product specification IC15 Data Handbook 1989 Apr 11
Philips Semiconductors
Philips Semiconductors
Product specification
Latch
74F259
FEATURES
* Combines demultiplexer and 8-bit latch * Serial-to-parallel capability * Output from each storage bit available * Random (addressable) data entry * Easily expandable * Common reset input * Useful as 1-of-8 active-High decoder
DESCRIPTION
The 74F259 addressable latch has four distinct modes of operation which are selectable by controlling the Master Reset (MR) and Enable (E) inputs (see Function Table). In the addressable latch mode, data at the Data inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the store mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held High (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode (MR=E=Low), addressed outputs will follow the level of the Data input, with all other outputs Low. In the Master Reset mode, all outputs are Low and unaffected by the Address and Data inputs.
PIN CONFIGURATION
A0 1 A1 2 A2 3 Q0 4 Q1 5 Q2 6 Q3 7 GND 8 16 V CC 15 MR 14 E 13 D 12 Q7 11 Q6 10 Q5 9 Q4
SF00823
TYPE
TYPICAL PROPAGATION DELAY 7.5ns
TYPICAL SUPPLY CURRENT (TOTAL) 31mA
74F259
ORDERING INFORMATION
ORDER CODE DESCRIPTION COMMERCIAL RANGE VCC = 5V 10%, Tamb = 0C to +70C N74F259N N74F259D PKG DWG #
16-pin plastic DIP 16-pin plastic SO
SOT38-4 SOT109-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS D A0, A1, A2 E MR Data input Address inputs Enable input (active Low) Master Reset inputs (active Low) DESCRIPTION 74F (U.L.) HIGH/LOW 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0 50/33 LOAD VALUE HIGH/LOW 20A/0.6mA 20A/0.6mA 20A/0.6mA 20A/0.6mA 1.0mA/20mA
Q0 - Q7 Data outputs NOTE: One (1.0) FAST unit load is defined as: 20A in the High state and 0.6mA in the Low state.
1989 Apr 11
2
853-0362 06316
Philips Semiconductors
Product specification
Latch
74F259
LOGIC SYMBOL
IEC/IEEE SYMBOL
1 2 3 14 13 1 2 3 13 15 D A0 A1 A3 9, 10D 10m 0R 9, 10D 10m 1R 9, 10D 10m 2R 9, 10D 10m 3R 9, 10D 10m 4R 9, 10D 10m 5R 9, 10D 10m 6R 4 5 6 7 9 10 11 12 2 G8 Z9 Z10 0 8M 0 7
14
E
15
MR Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
4
5
6
7
9
10
11
12
VCC = Pin 16 GND = Pin 8
9, 10D 10m 7R
SF00824
SF00825
FUNCTION TABLE
INPUTS MR L L L L * * * L H H H H * * * H L X d q H = = = = = E H L L L * * * L H L L L * * * D X d d d * * * d X d d d * * * A0 X L H L * * * H X L H L * * * A1 X L L H * * * H X L L H * * * A2 L L L L * * * H X L L L * * * Q0 L Q=d L L * * * L q0 Q=d q0 q0 * * * Q1 L L Q=d L * * * L q1 q1 Q=d q1 * * * Q2 L L L Q=d * * * L q2 q2 q2 Q=d * * * OUTPUTS Q3 L L L L * * * L q3 q3 q3 q3 * * * Q4 L L L L * * * L q4 q4 q4 q4 * * * Q5 L L L L * * * L q5 q5 q5 q5 * * * Q6 L L L L * * * L q6 q6 q6 q6 * * * Q7 L L L L * * * Q=d q7 q7 q7 q7 * * * Addressable Latch Store (do nothing) Demultiplex Demulti lex (active-High decoder when D H) h D=H) OPERATING MODE Master Reset
L d H H H q0 q1 q2 q3 q4 q5 q6 Q=d High voltage level Low voltage level Don't care High or Low data one setup time prior to the Low-to-High Enable transition Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.
1989 Apr 11
3
Philips Semiconductors
Product specification
Latch
74F259
LOGIC DIAGRAM
12
Q7
11
Q6
10
Q5
9
Q4
7
Q3
6
Q2
D E MR
13 14 15 5
Q1
A2 A1 A0
3 2 1 4
Q0
VCC = Pin 16 GND = Pin 8
SF00826
1989 Apr 11
4
Philips Semiconductors
Product specification
Latch
74F259
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.) SYMBOL VCC VIN IIN VOUT IOUT Tamb Tstg Supply voltage Input voltage Input current Voltage applied to output in High output state Current applied to output in Low output state Operating free-air temperature range Storage temperature range PARAMETER RATING -0.5 to +7.0 -0.5 to +7.0 -30 to +5 -0.5 to VCC 40 0 to +70 -65 to +150 UNIT V V mA V mA
C C
RECOMMENDED OPERATING CONDITIONS
SYMBOL PARAMETER MIN VCC VIH VIL IIK IOH IOL Tamb Supply voltage High-level input voltage Low-level input voltage Input clamp current High-level output current Low-level output current Operating free-air temperature range 0 4.5 2.0 0.8 -18 -1 20 70 LIMITS NOM 5.0 MAX 5.5 V V V mA mA mA UNIT
C
DC ELECTRICAL CHARACTERISTICS
(Over recommended operating free-air temperature range unless otherwise noted.) SYMBOL VOH VOL VIK II IIH IIL IOS ICC PARAMETER High-level output voltage TEST CONDITIONS1 VCC = MIN, VIL = MAX, VIH = MIN, IOL = MAX Low-level output voltage VCC = MIN, VIL = MAX, VIH = MIN, IOL = MAX Input clamp voltage Input current at maximum input voltage High-level input current Low-level input current Short-circuit output current3 Supply current (total) ICCH ICCL VCC = MIN, II = IIK VCC = MAX, VI = 7.0V VCC = MAX, VI = 2.7V VCC = MAX, VI = 0.5V VCC = MAX VCC = MAX -60 24 37 10%VCC 5%VCC 10%VCC 5%VCC MIN 2.5 2.7 3.4 0.35 0.35 -0.73 0.50 0.50 -1.2 100 20 -0.6 -150 46 75 LIMITS TYP2 MAX V V V V V A A mA mA mA UNIT
mA NOTES: 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at VCC = 5V, Tamb = 25C. 3. To reduce the effect of external noise during test. 4. Not more than one output should be shorted at a time. For testing IOS, the use of High-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.
1989 Apr 11
5
Philips Semiconductors
Product specification
Latch
74F259
AC ELECTRICAL CHARACTERISTICS
LIMITS SYMBOL PARAMETER TEST CONDITION Tamb = +25C VCC = +5V CL = 50pF, RL = 500 MIN tPLH tPHL tPLH tPHL tPLH tPHL tPHL Propagation delay D to Qn Propagation delay E to Qn Propagation delay An to Qn Propagation delay MR to Qn Waveform NO TAG Waveform NO TAG Waveform NO TAG Waveform NO TAG 4.0 3.0 4.5 3.0 5.0 4.0 5.0 TYP 7.0 5.0 8.0 5.0 10.0 8.5 7.0 MAX 9.0 7.0 10.5 7.0 14.0 9.5 9.0 Tamb = 0C to +70C VCC = +5V 10% CL = 50pF, RL = 500 MIN 4.0 2.5 4.5 3.0 5.0 4.0 4.5 MAX 10.0 7.5 12.0 8.0 14.5 10.0 10.0 ns ns ns ns UNIT
AC SETUP REQUIREMENTS
LIMITS SYMBOL PARAMETER TEST CONDITION ts(H) ts(L) th(H) th(L) ts(H) ts(L) th(H) th(L) tw(L) tw(L) Setup time, High or Low D to E Hold time, High or Low D to E Setup time, High or Low An to E1 Hold time, High or Low An to E2 E Pulse width, Low MR Pulse width, Low Waveform NO TAG Waveform NO TAG Waveform NO TAG Waveform NO TAG Waveform NO TAG Waveform NO TAG Tamb = +25C VCC = +5.0V CL = 50pF, RL = 500 MIN 3.0 6.5 0 0 2.0 2.0 0 0 7.5 3.0 TYP MAX VCC = +5.0V 10% CL= 50pF, RL = 500 MIN 3.0 7.0 0 0 2.0 2.0 0 0 8.0 3.0 MAX ns ns ns ns ns ns Tamb = 0C to +70C UNIT
NOTES: 1. The Address to Enable setup time is the time before the High-to-Low Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected. 2. The Address to Enable hold time is the time before the Low-to-High Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
1989 Apr 11
6
Philips Semiconductors
Product specification
Latch
74F259
AC WAVEFORMS
For all waveforms, VM = 1.5V. The shaded areas indicate when the input is permitted to change for predictable output performance.
D An tW(L) E VM tPHL Qn VM VM VM tPLH VM Qn tPHL VM tPLH VM VM VM
SF00811
SF00827
Waveform 2. Propagation Delay Address to Output
Waveform 1. Propagation Delay, Enable Input to Output, Enable Pulse Width
tW(L) MR VM tPHL Qn VM VM
D VM ts(H) VM VM th(H) VM ts(L) VM th(L) VM
E
SF00812
Waveform 3. Master Reset Pulse Width and Master Reset to Output Delay
Qn
Q=D
Q=D
SF00828
Waveform 4. Data Setup and Hold Times
An
VM ts
Address Stable
VM th VM
E
VM
SF00814
Waveform 5. Address Setup and Hold Times
1989 Apr 11
7
Philips Semiconductors
Product specification
Latch
74F259
TEST CIRCUIT AND WAVEFORMS
VCC NEGATIVE PULSE VIN PULSE GENERATOR RT D.U.T. VOUT 90% VM 10% tTHL (tf ) CL RL tw VM 10% tTLH (tr ) 0V 90% AMP (V)
tTLH (tr ) 90% POSITIVE PULSE VM 10% tw
tTHL (tf ) AMP (V) 90% VM 10% 0V
Test Circuit for Totem-Pole Outputs DEFINITIONS: RL = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. RT = Termination resistance should be equal to ZOUT of pulse generators.
Input Pulse Definition INPUT PULSE REQUIREMENTS family amplitude VM 74F 3.0V 1.5V rep. rate 1MHz tw 500ns tTLH 2.5ns tTHL 2.5ns
SF00006
1989 Apr 11
8
Philips Semiconductors
Product specification
Latch
74F259
DIP16: plastic dual in-line package; 16 leads (300 mil)
SOT38-4
1989 Apr 11
9
Philips Semiconductors
Product specification
Latch
74F259
SO16: plastic small outline package; 16 leads; body width 3.9 mm
SOT109-1
1989 Apr 11
10
Philips Semiconductors
Product specification
Latch
74F259
NOTES
1989 Apr 11
11
Philips Semiconductors
Product specification
Latch
74F259
Data sheet status
Data sheet status Objective specification Preliminary specification Product specification Product status Development Qualification Definition [1] This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Production
[1] Please consult the most recently issued datasheet before initiating or completing a design.
Definitions
Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Disclaimers
Life support -- These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088-3409 Telephone 800-234-7381 (c) Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Document order number: Date of release: 10-98 9397-750-05109
Philips Semiconductors
yyyy mmm dd 12

▲Up To Search▲

Price & Availability of 74F259

	To Download 74F259 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .