![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
MC74VHC1G125 Noninverting 3-State Buffer The MC74VHC1G125 is an advanced high speed CMOS noninverting 3-state buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffered 3-state output which provides high noise immunity and stable output. The MC74VHC1G125 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74VHC1G125 to be used to interface 5.0 V circuits to 3.0 V circuits. Features http://onsemi.com MARKING DIAGRAMS SC-88A/SOT-353/SC-70 DF SUFFIX CASE 419A W0d * * * * * * * These are Pb-Free Devices High Speed: tPD = 3.5 ns (Typ) at VCC = 5.0 V Low Power Dissipation: ICC = 1 mA (Max) at TA = 25C Power Down Protection Provided on Inputs Balanced Propagation Delays Pin and Function Compatible with Other Standard Logic Families Chip Complexity: FETs = 58; Equivalent Gates = 15 Pin 1 d = Date Code TSOP-5/SOT-23/SC-59 DT SUFFIX CASE 483 Pin 1 W0d d = Date Code PIN ASSIGNMENT 1 OE 1 5 VCC 2 3 IN A 2 4 5 GND 3 4 OUT Y A Input OE IN A GND OUT Y VCC FUNCTION TABLE OE Input L L H Y Output L H Z Figure 1. Pinout (Top View) L H X OE IN A EN ORDERING INFORMATION OUT Y See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet. Figure 2. Logic Symbol (c) Semiconductor Components Industries, LLC, 2004 1 September, 2004 - Rev. 12 Publication Order Number: MC74VHC1G125/D MC74VHC1G125 MAXIMUM RATINGS Symbol VCC VIN VOUT IIK IOK IOUT ICC PD qJA TL TJ Tstg VESD DC Supply Voltage DC Input Voltage DC Output Voltage Input Diode Current Output Diode Current DC Output Current, per Pin DC Supply Current, VCC and GND Power Dissipation in Still Air Thermal Resistance Lead Temperature, 1 mm from Case for 10 s Junction Temperature Under Bias Storage Temperature ESD Withstand Voltage Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3) Above VCC and Below GND at 125C (Note 4) SC-88A, TSOP-5 SC-88A, TSOP-5 VOUT < GND; VOUT > VCC VCC = 0 High or Low State Characteristics Value -0.5 to +7.0 -0.5 to +7.0 -0.5 to 7.0 -0.5 to VCC + 0.5 -20 +20 +25 +50 200 333 260 +150 -65 to +150 > 2000 > 200 N/A $500 Unit V V V mA mA mA mA mW C/W C C C V ILatchUp LatchUp Performance mA Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. Tested to EIA/JESD22-A114-A. 2. Tested to EIA/JESD22-A115-A. 3. Tested to JESD22-C101-A. 4. Tested to EIA/JESD78. RECOMMENDED OPERATING CONDITIONS Symbol VCC VIN VOUT TA tr , tf DC Supply Voltage DC Input Voltage DC Output Voltage Operating Temperature Range Input Rise and Fall Time VCC = 3.3 V $ 0.3 V VCC = 5.0 V $ 0.5 V Characteristics Min 2.0 0.0 0.0 -55 0 0 Max 5.5 5.5 VCC +125 100 20 Unit V V V C ns/V Device Junction Temperature versus Time to 0.1% Bond Failures Junction Temperature C 80 90 100 110 120 130 140 NORMALIZED FAILURE RATE FAILURE RATE OF PLASTIC = CERAMIC UNTIL INTERMETALLICS OCCUR TJ = 110 C TJ = 130 C TJ = 100 C TJ = 120 C TJ = 80 C 100 TIME, YEARS TJ = 90 C Time, Hours 1,032,200 419,300 178,700 79,600 37,000 17,800 8,900 Time, Years 117.8 47.9 20.4 9.4 4.2 2.0 1.0 1 1 10 1000 Figure 3. Failure Rate vs. Time Junction Temperature http://onsemi.com 2 MC74VHC1G125 DC ELECTRICAL CHARACTERISTICS Symbol VIH Parameter Minimum High-Level Input Voltage Test Conditions VCC (V) 2.0 3.0 4.5 5.5 2.0 3.0 4.5 5.5 VIN = VIH or VIL IOH = -50 mA VIN = VIH or VIL IOH = -4 mA IOH = -8 mA VOL Maximum Low-Level Output Voltage VIN = VIH or VIL VIN = VIH or VIL IOL = 50 mA VIN = VIH or VIL IOL = 4 mA IOL = 8 mA IOZ IIN ICC Maximum 3-State Leakage Current Maximum Input Leakage Current Maximum Quiescent Supply Current VIN = VIH or VIL VOUT = VCC or GND VIN = 5.5 V or GND VIN = VCC or GND 2.0 3.0 4.5 3.0 4.5 2.0 3.0 4.5 3.0 4.5 5.5 0 to 5.5 5.5 1.9 2.9 4.4 2.58 3.94 0.0 0.0 0.0 0.1 0.1 0.1 0.36 0.36 0.25 0.1 1.0 2.0 3.0 4.5 TA = 25C Min 1.5 2.1 3.15 3.85 0.5 0.9 1.35 1.65 1.9 2.9 4.4 2.48 3.80 0.1 0.1 0.1 0.44 0.44 $2.5 1.0 20 Typ Max TA 85C Min 1.5 2.1 3.15 3.85 0.5 0.9 1.35 1.65 1.9 2.9 4.4 2.34 3.66 0.1 0.1 0.1 0.52 0.52 $2.5 $1.0 40 mA mA mA V Max -55 TA 125C Min 1.5 2.1 3.15 3.85 0.5 0.9 1.35 1.65 Max Unit V VIL Maximum Low-Level Input Voltage V VOH Minimum High-Level Output Voltage VIN = VIH or VIL V V V II I I I I I I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII IIIIIII I I I I II I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII I IIIIIII IIIIIII I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII IIIIIII I I I I II I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII I IIIIIII IIIIIII I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I II I I I IIIIIII IIIIIII II I I I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIII IIIIIII I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIII I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIII IIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII AC ELECTRICAL CHARACTERISTICS Cload = 50 pF, Input tr = tf = 3.0 ns Symbol tPLH, tPHL Parameter Test Conditions Min TA = 25C Typ 4.5 6.4 3.5 4.5 4.5 6.4 3.5 4.5 6.5 8.0 4.8 7.0 4.0 6.0 TA 85C -55 TA 125C Min Max Max 8.0 11.5 5.5 7.5 Min Max Unit ns Maximum Propagation Delay, Input A to Y (Figures 3 and 4) Maximum Output Enable Time, Input OE to Y (Figures 4 and 5) Maximum Output Disable Time, Input OE to Y (Figures 4 and 5) Maximum Input Capacitance VCC = 3.3 0.3 V CL = 15 pF CL = 50 pF VCC = 5.0 0.5 V CL = 15 pF CL = 50 pF 9.5 13.0 6.5 8.5 12.0 16.0 8.5 10.5 tPZL, tPZH VCC = 3.3 0.3 V CL = 15 pF RL = 1000 W CL = 50 pF VCC = 5.0 0.5 V CL = 15 pF CL = 50 pF RL = 1000 W VCC = 3.3 0.3 V CL = 15 pF RL 1000 W CL = 50 pF VCC = 5.0 0.5 V CL = 15 pF RL = 1000 W CL = 50 pF 8.0 11.5 5.1 7.1 9.5 13.0 6.0 8.0 11.5 15.0 ns 8.5 10.5 tPLZ, tPHZ 9.7 13.2 6.8 8.8 10 11.5 15.0 14.5 18.0 10.0 12.0 10 ns 8.0 10.0 10 CIN pF pF COUT Maximum 3-State Output Capacitance (Output in High Impedance State) Typical @ 25C, VCC = 5.0 V 8.0 CPD Power Dissipation Capacitance (Note 5) pF 5. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: ICC(OPR) = CPD VCC fin + ICC. CPD is used to determine the no-load dynamic power consumption; PD = CPD VCC2 fin + ICC VCC. http://onsemi.com 3 MC74VHC1G125 SWITCHING WAVEFORMS OE 50% tPZL Y 50% VCC tPZH Y 50% VCC tPHZ tPLZ VCC GND HIGH IMPEDANCE VOL + 0.3V VOH - 0.3V HIGH IMPEDANCE A tPLH 50% tPHL 50% VCC VCC GND Y Figure 4. Switching Wave Forms Figure 5. TEST POINT OUTPUT DEVICE UNDER TEST CL* DEVICE UNDER TEST TEST POINT OUTPUT 1 kW CONNECT TO VCC WHEN TESTING tPLZ AND tPZL. CONNECT TO GND WHEN TESTING tPHZ AND tPZH. CL * *Includes all probe and jig capacitance *Includes all probe and jig capacitance Figure 6. Test Circuit Figure 7. Test Circuit INPUT Figure 8. Input Equivalent Circuit DEVICE ORDERING INFORMATION Device Nomenclature Device Order Number MC74VHC1G125DFT1 MC74VHC1G125DFT1G MC74VHC1G125DFT2 MC74VHC1G125DFT2G MC74VHC1G125DTT1 MC74VHC1G125DTT1G Circuit Indicator MC MC MC MC MC MC Temp Range Identifier 74 74 74 74 74 74 Device Function 125 125 125 125 125 125 Package Suffix DF DF DF DF DT DT Tape & Reel Suffix T1 T1 T2 T2 T1 T1 Package Type (Name/SOT#/ Common Name) SC-88A/SOT-353 /SC-70 SC-88A/SOT-353 /SC-70 (Pb-Free) SC-88A/SOT-353 /SC-70 TSC-88A/SOT-353 /SC-70 (Pb-Free) TSOP-5/SOT-23 /SC-59 Tape and Reel Size 178 mm (7") 3000 Unit 178 mm (7") 3000 Unit 178 mm (7") 3000 Unit 178 mm (7") 3000 Unit 178 mm (7") 3000 Unit Technology VHC1G VHC1G VHC1G VHC1G VHC1G VHC1G TSOP-5/SOT-23 178 mm (7") /SC-59 3000 Unit (Pb-Free) For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://onsemi.com 4 MC74VHC1G125 PACKAGE DIMENSIONS SC70-5/SC-88A/SOT-353 DF SUFFIX 5-LEAD PACKAGE CASE 419A-02 ISSUE G A G NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. 5 4 S 1 2 3 -B- DIM A B C D G H J K N S D 5 PL 0.2 (0.008) M B M N J INCHES MIN MAX 0.071 0.087 0.045 0.053 0.031 0.043 0.004 0.012 0.026 BSC --- 0.004 0.004 0.010 0.004 0.012 0.008 REF 0.079 0.087 MILLIMETERS MIN MAX 1.80 2.20 1.15 1.35 0.80 1.10 0.10 0.30 0.65 BSC --- 0.10 0.10 0.25 0.10 0.30 0.20 REF 2.00 2.20 K SOLDERING FOOTPRINT* 0.50 0.0197 0.65 0.025 0.65 0.025 0.40 0.0157 1.9 0.0748 SCALE 20:1 mm inches *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 5 MC74VHC1G125 PACKAGE DIMENSIONS SOT23-5/TSOP-5/SC59-5 DT SUFFIX 5-LEAD PACKAGE CASE 483-02 ISSUE C D 5 1 2 4 3 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. A AND B DIMENSIONS DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 2.90 3.10 0.1142 0.1220 B 1.30 1.70 0.0512 0.0669 C 0.90 1.10 0.0354 0.0433 D 0.25 0.50 0.0098 0.0197 G 0.85 1.05 0.0335 0.0413 H 0.013 0.100 0.0005 0.0040 J 0.10 0.26 0.0040 0.0102 K 0.20 0.60 0.0079 0.0236 L 1.25 1.55 0.0493 0.0610 M 0_ 10 _ 0_ 10 _ S 2.50 3.00 0.0985 0.1181 S B L G A J C 0.05 (0.002) H K M SOLDERING FOOTPRINT* 1.9 0.074 0.95 0.037 2.4 0.094 1.0 0.039 0.7 0.028 SCALE 10:1 mm inches *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. http://onsemi.com 6 MC74VHC1G125/D |
Price & Availability of MC74VHC1G125
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |