![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
(R) VN920SP SINGLE CHANNEL HIGH SIDE SOLID STATE RELAY TYPE VN920SP s RDS(on) 15m IOUT 30 A VCC 36 V CMOS COMPATIBLE INPUT s PROPORTIONAL LOAD CURRENT SENSE s SHORTED LOAD PROTECTION s UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN s OVERVOLTAGE CLAMP s THERMAL SHUTDOWN s CURRENT LIMITATION PROTECTION AGAINST LOSS OF GROUND AND LOSS VCC s VERY LOW STAND-BY POWER DISSIPATION s REVERSE BATTERY PROTECTION (*) s 10 1 PowerSO-10TM ORDER CODES PACKAGE TUBE T&R VN920SP13TR PowerSO-10TM VN920SP DESCRIPTION The VN920SP is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground. Active VCC pin voltage clamp protects the device against low energy BLOCK DIAGRAM spikes (see ISO7637 transient compatibility table). Active current limitation combined with thermal shutdown and automatic restart protect the device against overload. The device integrates an analog current sense output which delivers a current proportional to the load current. Device automatically turns off in case of ground pin disconnection. VCC VCC CLAMP OVERVOLTAGE DETECTION UNDERVOLTAGE DETECTION GND Power CLAMP DRIVER INPUT LOGIC CURRENT LIMITER VDS LIMITER IOUT K OVERTEMPERATURE DETECTION CURRENT SENSE OUTPUT (*) See application schematic at page 8 October 2002 1/16 1 VN920SP ABSOLUTE MAXIMUM RATING Symbol VCC - VCC - IGND IOUT - IOUT IIN VCSENSE Parameter DC Supply Voltage Reverse DC Supply Voltage DC Reverse Ground Pin Current DC Output Current Reverse DC Output Current DC Input Current Current Sense Maximum Voltage Electrostatic Discharge (Human Body Model: R=1.5K; C=100pF) VESD - INPUT - CURRENT SENSE - OUTPUT - VCC Maximum Switching Energy (L=0.25mH; RL=0; Vbat=13.5V; Tjstart=150C; IL=45A) Power Dissipation TC25C Junction Operating Temperature Case Operating Temperature Storage Temperature 4000 2000 5000 5000 362 96.1 Internally limited - 40 to 150 - 55 to 150 V V V V mJ W C C C Value 41 - 0.3 - 200 Internally Limited - 40 +/- 10 -3 +15 Unit V V mA A A mA V V EMAX Ptot Tj Tc TSTG CONNECTION DIAGRAM (TOP VIEW) GROUND INPUT C.SENSE N.C. N.C. 6 7 8 9 10 11 VCC 5 4 3 2 1 OUTPUT OUTPUT N.C. OUTPUT OUTPUT CURRENT AND VOLTAGE CONVENTIONS IS VCC VCC IOUT OUTPUT IIN INPUT VIN CURRENT SENSE VSENSE GND IGND ISENSE VOUT 2/16 1 VN920SP THERMAL DATA Symbol Rthj-case Rthj-amb Parameter Thermal Resistance Junction-case Thermal Resistance Junction-ambient Max Max Value 1.3 51.3 (*) Unit C/W C/W (*) When mounted on a standard single-sided FR-4 board with 0.5cm2 of Cu (at least 35m thick). ELECTRICAL CHARACTERISTICS (8V IOUT=10A; Tj =25C Clamp Voltage IL(off1) IL(off2) IL(off3) IL(off4) SWITCHING (VCC=13V) Symbol td(on) td(off) Parameter Turn-on Delay Time Turn-off Delay Time Test Conditions RL=1.3 (see figure 2) RL=1.3 (see figure 2) RL=1.3 (see figure 2) Min Typ 50 50 See relative diagram See relative diagram Max Unit s s V/s dVOUT/dt(on) Turn-on Voltage Slope dVOUT/dt(off) Turn-off Voltage Slope RL=1.3 (see figure 2) V/s LOGIC INPUT Symbol VIL IIL VIH IIH VI(hyst) VICL Parameter Input Low Level Low Level Input Current Input High Level High Level Input Current Input Hysteresis Voltage Input Clamp Voltage Test Conditions VIN=1.25V VIN=3.25V IIN=1mA IIN=-1mA 0.5 6 6.8 -0.7 Min 1 3.25 10 8 Typ Max 1.25 Unit V A V A V V V Note 1: Vclamp and VOV are correlated. Typical difference is 5V. 3/16 1 VN920SP ELECTRICAL CHARACTERISTICS (continued) CURRENT SENSE (9VVCC16V) (See Fig. 1) Symbol K1 dK1/K1 K2 dK2/K2 K3 dK3/K3 Parameter IOUT/ISENSE Current Sense Ratio Drift IOUT/ISENSE Current Sense Ratio Drift IOUT/ISENSE Current Sense Ratio Drift Analog Sense Leakage Current Test Conditions IOUT=1A; VSENSE=0.5V; Tj= -40C...150C IOUT=1A; VSENSE=0.5V; Tj= -40C...+150C IOUT=10A; VSENSE=4V; Tj=-40C Tj=25C...150C IOUT=10A; VSENSE=4V; Tj=-40C...+150C IOUT=30A; VSENSE=4V; Tj=-40C Tj=25C...150C IOUT=30A; VSENSE=4V; Tj=-40C...+150C VCC=6...16V; IOUT=0A;VSENSE=0V; Tj=-40C...+150C Min 3300 -10 4200 4400 -8 4200 4400 -6 4900 4900 4900 4900 Typ 4400 Max 6000 +10 6000 5750 +8 5500 5250 +6 % A V V 5.5 V % % Unit ISENSEO 0 2 4 10 VSENSE VSENSEH RVSENSEH tDSENSE Max Analog Sense Output VCC=5.5V; IOUT=5A; RSENSE=10K Voltage VCC>8V; IOUT=10A; RSENSE=10K Sense Voltage in Overtemperature VCC=13V; RSENSE=3.9K conditions Analog sense output impedance in VCC=13V; Tj>TTSD; Output Open overtemperature condition Current sense delay to 90% I SENSE (see note 2) response 400 500 s PROTECTIONS Symbol TTSD TR Thyst Ilim Vdemag VON Parameter Shut-down Temperature Reset Temperature Thermal Hysteresis DC Short Circuit Current Turn-off Output Clamp Voltage Output Voltage Drop Limitation VCC=13V 5V VCC-41 VCC-48 VCC-55 50 Note 2: current sense signal delay after positive input slope Note: Sense pin doesn't have to be left floating. 4/16 2 1 VN920SP Figure 1: IOUT/I SENSE versus IOUT IOUT/I SENSE 6500 6000 max.Tj=-40C 5500 max.Tj=25...150C 5000 min.Tj=25...150C 4500 typical value 4000 min.Tj=-40C 3500 3000 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 IOUT (A) Figure 2: Switching Characteristics (Resistive load RL=1.3) VOUT 80% dVOUT /dt(on) tr ISENSE 90% 10% 90% dVOUT/dt(off) tf t INPUT tDSENSE t td(off) td(on) t 5/16 1 VN920SP TRUTH TABLE CONDITIONS Normal operation Overtemperature Undervoltage Overvoltage INPUT L H L H L H L H L H H L H L OUTPUT L H L L L L L L L L L H H L SENSE 0 Nominal 0 VSENSEH 0 0 0 0 0 (Tj Short circuit to GND Short circuit to VCC Negative output voltage clamp ELECTRICAL TRANSIENT REQUIREMENTS ISO T/R 7637/1 Test Pulse 1 2 3a 3b 4 5 ISO T/R 7637/1 Test Pulse 1 2 3a 3b 4 5 CLASS C E I -25 V +25 V -25 V +25 V -4 V +26.5 V II -50 V +50 V -50 V +50 V -5 V +46.5 V TEST LEVELS III -75 V +75 V -100 V +75 V -6 V +66.5 V TEST LEVELS RESULTS II III C C C C C C C C C C E E IV -100 V +100 V -150 V +100 V -7 V +86.5 V Delays and Impedance 2 ms 10 0.2 ms 10 0.1 s 50 0.1 s 50 100 ms, 0.01 400 ms, 2 I C C C C C C IV C C C C C E CONTENTS All functions of the device are performed as designed after exposure to disturbance. One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. 6/16 1 VN920SP Figure 3: Waveforms NORMAL OPERATION INPUT LOAD CURRENT SENSE UNDERVOLTAGE VCC INPUT LOAD CURRENT SENSE VUSD VUSDhyst OVERVOLTAGE VOV VCC INPUT LOAD CURRENT SENSE VCC > VUSD VOVhyst SHORT TO GROUND INPUT LOAD CURRENT LOAD VOLTAGE SENSE SHORT TO VCC INPUT LOAD VOLTAGE LOAD CURRENT SENSE ISENSE= VSENSEH RSENSE TTSD TR 7/16 1 1 VN920SP APPLICATION SCHEMATIC +5V Rprot INPUT VCC Dld C Rprot CURRENT SENSE RSENSE GND OUTPUT VGND RGND DGND GND PROTECTION REVERSE BATTERY NETWORK AGAINST Solution 1: Resistor in the ground line (RGND only). This can be used with any type of load. The following is an indication on how to dimension the RGND resistor. 1) RGND 600mV / (IS(on)max). 2) RGND (-VCC) / (-IGND) where -IGND is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet. Power Dissipation in RGND (when VCC<0: during reverse battery situations) is: PD= (-VCC)2/RGND This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where IS(on)max becomes the sum of the maximum on-state currents of the different devices. Please note that if the microprocessor ground is not common with the device ground then the RGND will produce a shift (IS(on)max * RGND) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same RGND. If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below). Solution 2: A diode (DGND) in the ground line. A resistor (RGND=1k) should be inserted in parallel to DGND if the device will be driving an inductive load. This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (j600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network. LOAD DUMP PROTECTION Dld is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds VCC max DC rating. The same applies if the device will be subject to transients on the VCC line that are greater than the ones shown in the ISO T/R 7637/1 table. C I/Os PROTECTION: If a ground protection network is used and negative transients are present on the VCC line, the control pins will be pulled negative. ST suggests to insert a resistor (Rprot ) in line to prevent the C I/Os pins to latch-up. The value of these resistors is a compromise between the leakage current of C and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of C I/Os. -VCCpeak/Ilatchup Rprot (VOHC-VIH-VGND) / IIHmax Calculation example: For VCCpeak= - 100V and Ilatchup 20mA; VOHC 4.5V 5k Rprot 65k. Recommended Rprot value is 10k. 8/16 1 1 VN920SP Off State Output Current IL(off1) (uA) 9 8 7 6 5 2.5 4 2 3 2 1 0 -50 -25 0 25 50 75 100 125 150 175 1.5 1 0.5 0 -50 -25 0 25 50 75 100 125 150 175 High Level Input Current Iih (uA) 5 4.5 Vin=3.25V 4 3.5 3 Tc (C) Tc (C) Input Clamp Voltage Vicl (V) 8 7.8 Input High Level Vih (V) 3.6 3.4 3.2 Iin=1mA 7.6 7.4 7.2 7 6.8 6.6 3 2.8 2.6 2.4 6.4 6.2 6 -50 -25 0 25 50 75 100 125 150 175 2.2 2 -50 -25 0 25 50 75 100 125 150 175 Tc (C) Tc (C) Input Low Level Vil (V) 2.6 2.4 2.2 Input Hysteresis Voltage Vhyst (V) 1.5 1.4 1.3 1.2 2 1.8 1.6 1.4 1.1 1 0.9 0.8 0.7 1.2 1 -50 -25 0 25 50 75 100 125 150 175 0.6 0.5 -50 -25 0 25 50 75 100 125 150 175 Tc (C) Tc (C) 9/16 1 1 VN920SP Overvoltage Shutdown Vov (V) 50 48 46 44 42 40 38 36 34 32 30 -50 -25 0 25 50 75 100 125 150 175 ILIM Vs Tcase Ilim (A) 100 90 Vcc=13V 80 70 60 50 40 30 20 10 0 -50 -25 0 25 50 75 100 125 150 175 Tc (C) Tc (C) Turn-on Voltage Slope dVout/dt(on) (V/ms) 700 650 600 550 500 450 400 350 Turn-off Voltage Slope dVout/dt(off) (V/ms) 550 500 Vcc=13V Rl=1.3Ohm 450 400 350 300 250 200 150 100 Vcc=13V Rl=1.3Ohm 300 250 -50 -25 0 25 50 75 100 125 150 175 50 0 -50 -25 0 25 50 75 100 125 150 175 Tc (C) Tc (C) On State Resistance Vs Tcase Ron (mOhm) 30 27.5 25 22.5 20 17.5 15 12.5 10 7.5 5 -25 0 25 50 75 100 125 150 175 On State Resistance Vs VCC Ron (mOhm) 30 27.5 Tc= 150C Iout=10A Vcc=8V; 36V 25 22.5 20 17.5 15 12.5 10 7.5 5 2.5 0 5 10 15 20 25 30 35 40 Tc= 25C Tc= - 40C IOUT=10A Tc (C) Vcc (V) 10/16 1 VN920SP Maximum turn off current versus load inductance ILMAX (A) 100 A B 10 C 1 0.01 0.1 1 L(mH) 10 100 A = Single Pulse at TJstart=150C B= Repetitive pulse at TJstart=100C C= Repetitive Pulse at TJstart=125C Conditions: VCC=13.5V Values are generated with RL=0 In case of repetitive pulses, Tjstart (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C. VIN, IL Demagnetization Demagnetization Demagnetization t 11/16 VN920SP PowerSO-10TM THERMAL DATA PowerSO-10TM PC Board Layout condition of Rth and Zth measurements (PCB FR4 area= 58mm x 58mm, PCB thickness=2mm, Cu thickness=35m, Copper areas: from minimum pad lay-out to 8cm2). Rthj-amb Vs PCB copper area in open box free air condition RTHj_amb (C/W) 55 Tj-Tamb=50C 50 45 40 35 30 0 2 4 6 8 10 PCB Cu heatsink area (cm^2) 12/16 VN920SP PowerSO-10 Thermal Impedance Junction Ambient Single Pulse ZTH (C/W) 100 0.5 cm2 6 cm2 10 1 0.1 0.01 0.0001 0.001 0.01 0.1 1 10 100 1000 Time (s) Thermal fitting model of a single channel HSD in PowerSO-10 Pulse calculation formula Z TH = R TH + Z THtp ( 1 - ) where = tp T 0.5 0.02 0.1 0.2 0.8 12 37 0.0015 7.00E-03 0.015 0.3 0.75 3 6 Thermal Parameter Area/island (cm2) R1 (C/W) R2 (C/W) R3( C/W) R4 (C/W) R5 (C/W) R6 (C/W) C1 (W.s/C) C2 (W.s/C) C3 (W.s/C) C4 (W.s/C) C5 (W.s/C) C6 (W.s/C) Tj C1 C2 C3 C4 C5 C6 R1 R2 R3 R4 R5 R6 Pd 22 T_amb 5 13/16 VN920SP PowerSO-10TM MECHANICAL DATA DIM. A A (*) A1 B B (*) C C (*) D D1 E E2 E2 (*) E4 E4 (*) e F F (*) H H (*) h L L (*) (*) (*) Muar only POA P013P mm. MIN. 3.35 3.4 0.00 0.40 0.37 0.35 0.23 9.40 7.40 9.30 7.20 7.30 5.90 5.90 1.27 1.25 1.20 13.80 13.85 0.50 1.20 0.80 0 2 1.80 1.10 8 8 0.047 0.031 0 2 1.35 1.40 14.40 14.35 0.049 0.047 0.543 0.545 TYP MAX. 3.65 3.6 0.10 0.60 0.53 0.55 0.32 9.60 7.60 9.50 7.60 7.50 6.10 6.30 MIN. 0.132 0.134 0.000 0.016 0.014 0.013 0.009 0.370 0.291 0.366 0.283 0.287 0.232 0.232 inch TYP. MAX. 0.144 0.142 0.004 0.024 0.021 0.022 0.0126 0.378 0.300 0.374 300 0.295 0.240 0.248 0.050 0.053 0.055 0.567 0.565 0.002 0.070 0.043 8 8 B 0.10 A B 10 H E E2 E4 1 SEATING PLANE e 0.25 B DETAIL "A" A C D = D1 = = = SEATING PLANE h A F A1 A1 L DETAIL "A" P095A 14/16 VN920SP PowerSO-10TM SUGGESTED PAD LAYOUT 14.6 - 14.9 B TUBE SHIPMENT (no suffix) CASABLANCA MUAR C 10.8- 11 6.30 A A C 0.67 - 0.73 1 2 3 4 5 10 9 8 7 6 1.27 0.54 - 0.6 B 9.5 All dimensions are in mm. Base Q.ty Bulk Q.ty Tube length ( 0.5) Casablanca Muar 50 50 1000 1000 532 532 A B C ( 0.1) 0.8 0.8 10.4 16.4 4.9 17.2 TAPE AND REEL SHIPMENT (suffix "13TR") REEL DIMENSIONS Base Q.ty Bulk Q.ty A (max) B (min) C ( 0.2) F G (+ 2 / -0) N (min) T (max) 600 600 330 1.5 13 20.2 24.4 60 30.4 All dimensions are in mm. TAPE DIMENSIONS According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986 Tape width Tape Hole Spacing Component Spacing Hole Diameter Hole Diameter Hole Position Compartment Depth Hole Spacing W P0 ( 0.1) P D ( 0.1/-0) D1 (min) F ( 0.05) K (max) P1 ( 0.1) 24 4 24 1.5 1.5 11.5 6.5 2 End All dimensions are in mm. Start Top cover tape 500mm min Empty components pockets saled with cover tape. User direction of feed 500mm min No components Components No components 15/16 1 1 VN920SP Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics (c) 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved. STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com 16/16 1 |
Price & Availability of VN920SP
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |