| |
|
 |
RENESAS[Renesas Electronics Corporation]
|
| Part No. |
M5M5V5636GP-16
|
| OCR Text |
...BO# = LOW)
Operation
A18~A2 latched A18~A2 latched A18~A2 latched A18~A2
0,0 0,1 1,0 1,1
0,1 0,0 1,1 1,0
1,0 1,1 0,0 0,1
1,1...4.6 -1.0*~4.6 -1.0~VDDQ+1.0** -1.0~VDDQ+1.0** 1.6 0~70 -10~85 -65~150
7/18 M5M5V5636GP-16 REV.2.0... |
| Description |
Memory>Fast SRAM>Network SRAM
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
| File Size |
684.36K /
18 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Renesas
|
| Part No. |
M5M5V5636UG-16 M5M5V5636GP-16I
|
| OCR Text |
...BO# = LOW)
Operation
A18~A2 latched A18~A2 latched A18~A2 latched A18~A2
0,0 0,1 1,0 1,1
0,1 0,0 1,1 1,0
1,0 1,1 0,0 0,1
1,1...4.6 -1.0*~4.6 -1.0~VDDQ+1.0** -1.0~VDDQ+1.0** 1.6 0~70 -10~85 -55~125
7/25 M5M5V5636UG-16 REV.2.0... |
| Description |
Memory>Fast SRAM>Network SRAM
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
| File Size |
896.25K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Winbond Electronics
WINBOND[Winbond]
|
| Part No. |
W83L197R-16
|
| OCR Text |
...ect pin. Internal 250k pull-up. latched input for FS0* to chose frequencies at initial power up. Reference clock during normal operation. In...4 Power Pins
SYMBOL VddC Vdd3 Vss PIN 25 6,9,13,21,27 3, 12,14,20,22,28 FUNCTION Power supply for c... |
| Description |
2-CHIP 100MHZ CLOCK FOR BX NOTEBOOK
|
| File Size |
133.86K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
MITSUBISHI[Mitsubishi Electric Semiconductor]
Mitsubishi Electric Corporation
|
| Part No. |
M5M5V5636GP-16 M5M5V5636GP16
|
| OCR Text |
...BO# = LOW)
Operation
A18~A2 latched A18~A2 latched A18~A2 latched A18~A2
0,0 0,1 1,0 1,1
0,1 0,0 1,1 1,0
1,0 1,1 0,0 0,1
1,1...4.6 -1.0*~4.6 -1.0~VDDQ+1.0** -1.0~VDDQ+1.0** 1180 0~70 -10~85 -65~150
7
MITSUBISHI ELECTRIC
... |
| Description |
18874368-BIT(524288-WORD BY 36-BIT) NETWORK SRAM
|
| File Size |
255.92K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
PhaseLink
|
| Part No. |
PLL205-16
|
| OCR Text |
...low * : bi - directional up latched at power - up power group vdd1: ref(0:1), ref_f, xin, xout vdd2: 4 8mhz or 24_48mhz vdd3: pci(0:8), pci9_e vdd4: agp(0:2) vddl1: cput0, cpuc0, cput_cs, cpuc_cs vddl... |
| Description |
Programmable Clock Generator
|
| File Size |
272.38K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Maxim Integrated Products, Inc.
|
| Part No. |
DS1045S-4
|
| OCR Text |
...dhe ) requirements, data can be latched on an 8-bit bus. if the enable pins, ea and eb , are not used to latch data, they should be set ...4 9 = 1ns 69ns 3.3ns ds1045-5 9 = 1ns 84ns 4.1ns note: additional delay step times ... |
| Description |
4-Bit, Dual, Programmable Delay Line SILICON DELAY LINE, TRUE OUTPUT, PDSO16
|
| File Size |
111.76K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
