| |
|
 |
White Electronic Designs
|
| Part No. |
EDI9LC644V1312BC EDI9LC644V1310BC EDI9LC644V1512BC EDI9LC644V2010BC EDI9LC644V1612BC EDI9LC644V1510BC EDI9LC644V1610BC EDI9LC644V2012BC
|
| OCR Text |
...rity function ssclk input pulse positive edge the system clock input. all of the ssram inputs are sampled on the rising edge of the clock. ssads when sampled at the positive rising edge of the clock, ssads, ssoe, and sswe define the operati... |
| Description |
SSRAM access:133MHz; SDRAM access:125MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:133MHz; SDRAM access:100MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:150MHz; SDRAM access:125MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:200MHz; SDRAM access:100MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:166MHz; SDRAM access:125MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:150MHz; SDRAM access:100MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:166MHz; SDRAM access:100MHz; 128K x 32 SSRAM/1M x 32 SDRAM
SSRAM access:200MHz; SDRAM access:125MHz; 128K x 32 SSRAM/1M x 32 SDRAM
|
| File Size |
1,544.49K /
25 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MAXIM - Dallas Semiconductor
|
| Part No. |
DS2188SNTR
|
| OCR Text |
...rives the write pointer for the positive (rpos) and negative (rneg) data. the read pointer of the fifo and rrclk is generated by dividing th...edge triggered. when this pin transitions from high-to-low, the buffer is recentered. the rst pin ... |
| Description |
T1/CEPT Jitter Attenuator
|
| File Size |
142.64K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
