|
|
|
Intel
|
Part No. |
80C196KC N83C196KC20 N87C196KC20 N83C196KC N87C196KC
|
OCR Text |
...Input for buswidth selection If ccr bit 1 is a one this pin selects the bus width for the bus cycle in progress If BUSWIDTH is a 1 a 16-bit bus cycle occurs If BUSWIDTH is a 0 an 8-bit cycle occurs If ccr bit 1 is a 0 the bus is always an 8... |
Description |
COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER
|
File Size |
337.81K /
26 Page |
View
it Online |
Download Datasheet |
|
|
|
Xicor Inc
|
Part No. |
X1226V8I X1226V8 X1226S8I X1226S8
|
OCR Text |
...ction. CLOCK/CONTROL REGISTERS (ccr) The Control/Clock Registers are located in an area separate from the EEPROM array and are only accessible following a slave byte of "1101111x" and reads or writes to addresses [0000h:003Fh]. The clock/co... |
Description |
Real-Time Clock - Datasheet Reference From old datasheet system
|
File Size |
411.90K /
24 Page |
View
it Online |
Download Datasheet |
|
|
|
Intel
|
Part No. |
AN87C196KD
|
OCR Text |
...nput for buswidth selection. If ccr bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If ccr bit 1 is a 0, the bus is alway... |
Description |
16-Bit High Performance CHMOS Microcontroller
|
File Size |
606.52K /
21 Page |
View
it Online |
Download Datasheet |
|
|
|
Atmel
|
Part No. |
ATA6020N ATA6020N-YYY-TKQ ATA6020N-YYY-TKS
|
OCR Text |
...rc4 core instruction decoder ccr tos alu ram pc rp sp x y program 256 x 4-bit marc4 core clock reset sleep memory bus i/o bus instruction bus reset system clock interrupt controller on-chip peripheral modules memory
4 ata6020n 4... |
Description |
Programmable Watchdog Low-current microcontroller for watchdog function. Program memory 2 kB ROM. yyy - customer specific ROM-version.
|
File Size |
661.39K /
66 Page |
View
it Online |
Download Datasheet |
|
|
|
MOTOROLA[Motorola, Inc]
|
Part No. |
MC68307 MC68307V MC68307AD MC68307UM
|
OCR Text |
...STACK POINTER
31
0 PC 7 0 ccr STATUS REGISTER PROGRAM COUNTER
Figure 2. User Programming Model
Figure 3. Supervisor Programming Model Supplement
SYSTEM BYTE 15 T TRACE MODE SUPERVISOR STATE INTERRUPT MASK 13 S 10 I2 I1 8 I0
... |
Description |
From old datasheet system Technical Summary Integrated Multiple-Bus Processor
|
File Size |
240.07K /
34 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|