|
|
 |
Cypress
|
Part No. |
CY7C09449
|
OCR Text |
... View
CY7C09449PV-AC
VDD1 adr[8] adr[7] adr[6] adr[5] adr[4] adr[3] adr[2] VSS1 ALE IRQ_IN IRQ_OUT VSS2 VDD2 RSTOUTD RSTOUTD RSTOUT VSS3 SELECT SDA SCL TEST_MODE INTA RST CLK VSSP1 VDDP1 GNT REQ AD[31] AD[30] AD[29] VSSP2 VDDP2 AD[28]... |
Description |
128K Bit Dual-Port SRAM with PCI Bus Controller From old datasheet system
|
File Size |
437.54K /
49 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Toshiba America Electronic
|
Part No. |
TA1326F
|
OCR Text |
...e Control Byte 1 Control Byte 2 adr C1 C2 1 1 WO 0 N3 1 (Note 3) PSA TPSG N2 0 (Note 3) (Note 3) N9 N1 0 (Note 3) FA1 N8 N0 1 PS2 FA0 N7 RM1 0 PS1 (Note 3) N6 RM0 1 PS0 (Note 3) N5 0 LSB 0 (Note 3) (Note 3) N4 TEST ACK ACK ACK ACK ACK ACK
... |
Description |
IC,RF MODULATOR,BIPOLAR,SSOP,16PIN,PLASTIC
|
File Size |
245.87K /
17 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1031 CY7C1032 7C1031 CY7C1031-8JCT CY7C1032-10JCT
|
OCR Text |
...C1032
512 KB 66-MHz OSC
CLK adr DATA ADS PENTIUM PROCESSOR
CLK adr DATA ADSP ADSC ADV OE WH, WL WH, WL 2 2 2 WH2 , WL2 2 WH3 , WL3 INTERFACE TO MAIN MEMORY WH, WL WH, WL 7C1031
CLK adr CD CACHE TAG DATA MATCH DIRTY VALID
WH1 , ... |
Description |
64K x 18 Synchronous Cache RAM From old datasheet system 64K x 18 SynchronousCache RAM
|
File Size |
229.64K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ST Microelectronics STMICROELECTRONICS[STMicroelectronics] SGS Thomson Microelectronics
|
Part No. |
MK5027 4284 MK5027PLCC52 MK5027DIP
|
OCR Text |
...AKO HOLD, BUSRQ ALE, AS HLDA CS adr READY RESET VSS-GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 VCC (+5V) DAL08 DAL09 DAL10 DAL11 DAL12 DAL13 DAL14 DAL15 A16 A17 A18 A19 A20 A21 A22 A23 RD DSR,... |
Description |
SS7 SIGNALLING LINK CONTROLLER From old datasheet system
|
File Size |
181.74K /
19 Page |
View
it Online |
Download Datasheet
|
|
|
 |
quicklogic
|
Part No. |
QL5130
|
OCR Text |
...Data[31:0] at the same time Usr_adr_Valid is active. During target write transactions, this port also presents valid write data to the PCI configuration space or user logic when Usr_adr_Inc is active. During master read transactions, this p... |
Description |
33 MHz/32-Bit PCI Target with Embedded
Programmable Logic and Dual Port SRAM
|
File Size |
704.61K /
24 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|