| |
|
 |
Cypress
|
| Part No. |
CY7C1351G-100AXC
|
| OCR Text |
... to zbt? devices ? internally self-time d output buffer cont rol to eliminate the need to use oe ? registered inputs for flow-through ope...timed writes ? asynchronous output enable ? lead-free 100 tqfp and 119 bga packages ? burst capabili... |
| Description |
4-Mbit (128K x 36) Flow-through SRAM with NoBL(TM) Architecture
|
| File Size |
282.10K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY7C1218H CY7C1218H-133AXI
|
| OCR Text |
...r address strobes ? synchronous self-timed write ? asynchronous output enable ? available in jedec-standa rd lead-free 100-pin tqfp package ? ?zz? sleep mode option functional description [1] the cy7c1218h sram integrates 32k x 36 sram cel... |
| Description |
1-Mbit (32K x36) Pipelined Sync SRAM
|
| File Size |
354.23K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
| Part No. |
KM736V787
|
| OCR Text |
...ns. write cycles are internally self-timed and synchronous. the self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count. burst cycle can be initi... |
| Description |
128Kx36-Bit Synchronous Burst SRAM(128Kx36位同步静RAM)
|
| File Size |
344.71K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
ATMEL CORP
|
| Part No. |
AT93C46A-10PQ-2.7
|
| OCR Text |
...clock rate (5v) compatibility self-timed write cycle (10 ms max) high reliability ? endurance: 1 million write cycles ? data retention: 100 years lead-free/halogen-free devices available 8-lead pdip, 8-lead jedec soic, and 8-lead ts... |
| Description |
64 X 16 MICROWIRE BUS SERIAL EEPROM, PDIP8
|
| File Size |
404.27K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
