lvpecl hstl pdf Datasheet P7 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : ON1135 S300G MSIW1047 ICS830 PS6500 1N4558 SED1501 90NJ10RE
	Product Description
	Full Text Search

lvpecl hstl Datasheet PDF File

For lvpecl hstl Found Datasheets File :: 485 Search Time::1.453ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | <7> | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

				ICS
Part No.	ICS8725I-01 ICS8725-01I
OCR Text	...ifferential input levels: LVDS, lvpecl, hstl, SSTL, HCSL * Output frequency range: 31.25MHz to 630MHz * Input frequency range: 31.25MHz to 630MHz * VCO range: 250MHz to 630MHz * External feedback for "zero delay" clock regeneration with con...
Description	1:5 Differential-to-hstl Clock Generator From old datasheet system
File Size	266.68K / 15 Page	View it Online	Download Datasheet

				Motorola
Part No.	MPC9990
OCR Text	...ons. The clock driver accepts a lvpecl compatible clock signal and provides 10 low skew, differential hstl1 compatible outputs, one hstl compatible output for system synchronization purposes and one hstl compatible PLL feedback output. The ...
Description	Low Voltage PLL Clock Drlver From old datasheet system
File Size	199.86K / 12 Page	View it Online	Download Datasheet

				Cypress
Part No.	CY7B9532V
OCR Text	...interconnect * * * * * * * * -- lvpecl compliant Internal transmit and receive PLLs Differential CML serial input -- Internal termination an...hstl signaling levels to minimize both power consumption and board landscape. The hstl outputs are c...
Description	SONET OC-48 Transceiver From old datasheet system
File Size	178.35K / 13 Page	View it Online	Download Datasheet

				Maxim Integrated Produc... MAXIM[Maxim Integrated Products] MAXIM - Dallas Semiconductor
Part No.	MAX9376 MAX9376EUB
OCR Text	lvpecl/LVDS Dual Translator General Description The MAX9376 is a fully differential, high-speed, LVDS/anything-to-lvpecl/LVDS dual transla...hstl, and CML differential signaling standards. lvpecl outputs have sufficient current to drive 50 t...
Description	From old datasheet system LVDS/Anything-to-lvpecl/LVDS Dual Translator
File Size	148.16K / 7 Page	View it Online	Download Datasheet

				ONSEMI[ON Semiconductor]
Part No.	NB6L239 NB6L239MN NB6L239MNR2
OCR Text	lvpecl OUT /1/2/4/8, /2/4/8/16 Clock Divider Features http://onsemi.com The NB6L239 is a high-speed, low skew clock divider with two div...hstl * Rise/Fall Time 70 ps Typical * < 10 ps Typical Output-to-Output Skew * Ex. 622 MHz Input Gene...
Description	2.5 V / 3.3 V Any Differential Clock IN to Differential lvpecl OUT 1/2/4/8, 2/4/8/16 Clock Divider From old datasheet system 2.5 V / 3.3V Any Differential Clock IN to Differential lvpecl OUT Dual Bank 1/2/4/8 and 2/4/8/16 Div 2.5 V / 3.3 V Any Differential Clock IN to Differential lvpecl OUT ±1/2/4/8, ±2/4/8/16 Clock Divider 2.5 V / 3.3 V Any Differential Clock IN to Differential lvpecl OUT ÷1/2/4/8, ÷2/4/8/16 Clock Divider
File Size	90.71K / 12 Page	View it Online	Download Datasheet

				MICREL[Micrel Semiconductor]
Part No.	SY89112U SY89113UMGTR SY89113U SY89113UMG
OCR Text	...uding 3.3V logic), single-ended lvpecl, differential (AC- or DC-coupled) LVDS, hstl, CML, and lvpecl logic levels as small as 200mV (400mVPP). CLK1 input requires external termination. LVDS output swing 325mV into 100 with extremely fast ri...
Description	2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Intermal Termination From old datasheet system
File Size	620.73K / 14 Page	View it Online	Download Datasheet

				Xilinx, Inc
Part No.	XCV600E-6HQ240C XCV600E-6HQ240I
OCR Text	...S (622 Mb/s), BLVDS (Bus LVDS), lvpecl - Differential I/O signals can be input, output, or I/O - Compatible with standard differential devic...hstl Class IV LVTTL,16mA, fast slew LVDS lvpecl Virtex-E Device/Package Combinations and Maximum ...
Description	Virtex-E 1.8 V Field Programmable Gate Arrays
File Size	67.63K / 5 Page	View it Online	Download Datasheet

				AGERE[Agere Systems]
Part No.	LCK4801
OCR Text	...uencies. hstl outputs. hstl and lvpecl reference clocks. 32-pin TQFP package. Description PCLK0_EN (PULL-UP) PCLK1_EN (PULL-UP) TESTM (PULL-UP) PLLREF_EN (PULL-UP) REF_SEL (PULL-UP) 1 hstl_CLK (PULL-UP) hstl_CLK (PULL-UP) PECL_CLK (PULL...
Description	Low-Voltage hstl Differential Clock
File Size	71.45K / 10 Page	View it Online	Download Datasheet

				ALTERA[Altera Corporation]
Part No.	EP20K200EXXXX EP20K200XXXX EP20K200EBC652 EP20K200E EP20K200 EP20K160E EP20K160EXXXX EP20K30E EP20K30EXXXX APEX20K EP20K600E EP20K1000E EP20K1500E EP20K60E EP20K100 EP20K100E EP20K300E EP20K400 EP20K400E
OCR Text	... differential signaling (LVDS), lvpecl, PCI-X, AGP, CTT, stubseries terminated logic (SSTL-3 and SSTL-2), Gunning transceiver logic plus (GTL+), and high-speed terminated logic (hstl Class I) - Pull-up on I/O pins before and during configur...
Description	(APEP20K Series) Programmable Logic Device Family
File Size	604.10K / 117 Page	View it Online	Download Datasheet

For lvpecl hstl Found Datasheets File :: 485 Search Time::1.453ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | <7> | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |