|
|
|
http://
|
Part No. |
XR215A
|
OCR Text |
...cription the xr-215a monolithic pll system consists of a balanced phase comparator, a highly stable voltage- controlled oscillator (vco) and...split supply operation, these inputs are biased from ground as shown in figure 4. for single supp... |
Description |
Monolithic Phase-Locked Loop
|
File Size |
337.91K /
32 Page |
View
it Online |
Download Datasheet |
|
|
|
CYPRESS[Cypress Semiconductor]
|
Part No. |
CY23FS08OIT CY23FS08 CY23FS08OC CY23FS08OCT CY23FS08OI
|
OCR Text |
...erant inputs Phase-locked loop (PLL) Bypass Mode Dual Reference Inputs 28-pin SSOP Split 2.5V or 3.3V output power supplies 3.3V core power supply Industrial temperature available
Functional Description
The CY23FS08 is a FailSafeTM Zero... |
Description |
FailSafe(TM) 2.5V/3.3V Zero Delay Buffer Failsafe 2.5V/ 3.3V Zero Delay Buffer
|
File Size |
235.98K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
ETC[ETC]
|
Part No. |
DRX3960A DRP3510 DRX3960
|
OCR Text |
...2.2. Carrier Recovery A digital PLL performs the tracking of the picture carrier and therefore synchronous demodulation. The lock in range refers to the desired IF frequency which is chosen according to the programmed TV standard (e.g. 32.9... |
Description |
Digital Receiver Front-end
|
File Size |
241.83K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|