| |
|
 |
Xilinx, Inc.
|
| Part No. |
VIRTEX-4
|
| OCR Text |
...Example Design Resources Slices luts FFs Block RAMs DCM BUFG Wrapper Highlights Optimized Clocking Logic Hardware Verified HDL Example Design Demonstration Test Bench Provided with Wrapper Documentation Product Specification Getting Started... |
| Description |
Tri-Mode Embedded Ethernet MAC Wrapper v4.4
|
| File Size |
146.81K /
9 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
MAXIM[Maxim Integrated Products]
|
| Part No. |
DS1870_06 DS1870 DS1870E-010
|
| OCR Text |
...cations. It uses lookup tables (luts) to control 256-position potentiometers based on the amplifier's temperature and drain voltage or current (or other external monitored signal). With its internal temperature sensor and multichannel A/D c... |
| Description |
LDMOS RF Power-Amplifier Bias Controller
|
| File Size |
365.22K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
PHILIPS[Philips Semiconductors]
|
| Part No. |
OM5721
|
| OCR Text |
...rocessing available by means of luts. * Conversion matrices available to allow any format on any different data path (RGB or YCbCr) * Graphics boxes may overlap vertically even inside one graphics layer due to the use of flexible chained de... |
| Description |
STB5660 Set-Top Box STB concept
|
| File Size |
100.59K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
AGERE[Agere Systems]
|
| Part No. |
OR3T80 OR3C55 OR3C80 OR3T125 OR3T20 OR3T30 OR3T55
|
| OCR Text |
...th eight 16-bit look-up tables (luts) per PFU, organized in two nibbles for use in nibble- or byte-wide functions. Allows for mixed arithmetic and logic functions in a single PFU. Nine user registers per PFU, one following each LUT, plus on... |
| Description |
3C and 3T Field-Programmable Gate Arrays
|
| File Size |
2,234.05K /
210 Page |
View
it Online |
Download Datasheet |
| |
|
|
AGERE[Agere Systems]
|
| Part No. |
OR3TP12
|
| OCR Text |
... of Number of Max User Max User luts Registers RAM I/Os 2016 2636 32K 187 Array Size 14 x 18 Number of PFUs 252
* The embedded core and interface comprise approximately 85K standard-cell ASIC gates in addition to these usable gates. The ... |
| Description |
Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
|
| File Size |
1,663.51K /
128 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
