|
|
|
|
Part No. |
K4E151611C-TC50
|
OCR Text |
...col. address buffer row decoder column decoder lower data out buffer ras ucas lcas w vcc vss dq0 to dq7 a0-a11 (a0 - a9) *1 a0 - a7 (a0 - a9) *1 memory array 1,048,576 x16 cells samsung electronics co., ltd. reserves the right to change pr... |
Description |
1M X 16 EDO DRAM, 50 ns, PDSO44
|
File Size |
558.18K /
35 Page |
View
it Online |
Download Datasheet |
|
|
|
HYNIX SEMICONDUCTOR INC
|
Part No. |
HMT325S6BFR6C-H9
|
OCR Text |
...ess a0-a13 a0-a13 a0-a14 a0-a14 column address a0-a9 a0-a9 a0-a9 a0-a9 bank address ba0-ba2 ba0-ba2 ba0-ba2 ba0-ba2 page size 2kb 2kb 1kb 1kb b48614/178.104.2.80/2010-07-13 16:20
a pcpcwm_4828539:wp_0000005wp_0000005 apcpcwm_4828539:wp_00... |
Description |
256M X 64 DDR DRAM MODULE, DMA204
|
File Size |
474.71K /
54 Page |
View
it Online |
Download Datasheet |
|
|
|
NANYA TECHNOLOGY CORP
|
Part No. |
NT5DS128M4BT-6K
|
OCR Text |
...lect the bank and the starting column location for the burst access. the ddr sdram provides for programmable read or write burst lengths of 2, 4, or 8 locations. an auto precharge func- tion may be enabled to provide a self-timed row prec... |
Description |
128M X 4 DDR DRAM, 0.7 ns, PDSO66
|
File Size |
2,500.58K /
80 Page |
View
it Online |
Download Datasheet |
|
|
|
|
Part No. |
SED1724DOA
|
OCR Text |
column) driver for driving high-capacity lcd panels at duty cycles higher than 1/100 (up to 1/500). the lsi features a wide range of lcd drive voltages. the device uses a high-speed daisy-chain enable system which decreases power consumptio... |
Description |
LIQUID CRYSTAL DISPLAY DRIVER, UUC100
|
File Size |
68.19K /
12 Page |
View
it Online |
Download Datasheet |
|
|
|
HYNIX SEMICONDUCTOR INC
|
Part No. |
HY5DU561622ELTP-L
|
OCR Text |
...m pin pitch (lead free) row and column address table items 32mx8 16mx16 organization 8m x 8 x 4banks 4m x 16 x 4banks row address a0 - a12 a0 - a12 column address a0-a9 a0-a8 bank address ba0, ba1 ba0, ba1 auto precharge flag a10 a10 refres... |
Description |
16M X 16 DDR DRAM, 0.75 ns, PDSO66
|
File Size |
235.08K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
|
Part No. |
TC59SM808CMBL-80
|
OCR Text |
...lect ras row address strobe cas column address strobe we write enable dqm (tc59sm808/m804) udqm/ldqm (tc59sm816) output disable/write mask clk clock input cke clock enable v cc power ( + 3.3 v) v ss ground v ccq power ( + 3.3 v) (for dq buf... |
Description |
32M X 8 SYNCHRONOUS DRAM, 6 ns, PBGA60
|
File Size |
2,246.80K /
50 Page |
View
it Online |
Download Datasheet |
|
|
|
ST Microelectronics
|
Part No. |
STV3208
|
OCR Text |
...ring the pixel block is scanned column by column (order 1) or line by line (order 2). if css is high, the coefficient block is scanned with a zig zag order. figure 2 shows the relation between pixels order and coefficient order. pixel order... |
Description |
8 x 8 DISCRETE COSINE TRANSFORM
|
File Size |
183.28K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
|
Part No. |
RTAX1000SL-1CQ352EV RTAX2000S-1LG1152EV
|
OCR Text |
...d flat pack and ccga = ceramic column grid array, lga = land grid array package device single-ended differential pair pair total i/os cq208 rtax250s 7 41 13 115 cq256 rtax2000s 4 66 0 136 cq352 rtax250s 2 98 0 198 rtax1000s 2 98 0 198 rta... |
Description |
FPGA, 12096 CLBS, 1000000 GATES, CQFP352 FPGA, 21504 CLBS, 2000000 GATES, CBGA1152
|
File Size |
6,007.68K /
198 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|