| |
|
 |
SCHURTER AG
|
| Part No. |
DS21Q43ATN
|
| OCR Text |
...tem which are numbered 0 to 31. timeslot 0 is transmitted first and received first. these 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to cha... |
| Description |
Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
|
| File Size |
766.87K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
DALLAS[Dallas Semiconductor]
|
| Part No. |
DS2143Q DS2143
|
| OCR Text |
...stems which are number 0 to 31. timeslot 0 is transmitted first and received first. These 32 timeslots are also referred to as channels with a numbering scheme of 1 to 32. timeslot 0 is identical to channel 1, timeslot 1 is identical to cha... |
| Description |
E1/ISDN-PRI framing transceiver
T1 Controller
|
| File Size |
549.44K /
44 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink Semiconductor
|
| Part No. |
MT8982
|
| OCR Text |
...active high at the beginning of timeslot 5 (gci). 12 16 f0o frame pulse (output). this pin outputs a frame pulse in the opposite format to f0i (gci or st-bus) delayed or advanced by ?ve channels. 13 17 mps microport select (input). when thi... |
| Description |
64 x 64 Channels (2 TDM streams @ 2.048Mb/s) Non-blocking Digital Switch
|
| File Size |
320.62K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Mitel Semiconductor
|
| Part No. |
MT9196 MT9196AE MT9196AP MT9196AS
|
| OCR Text |
... rising edge of bcl during the timeslot defined by stb, or according to standard st-bus timing. 15 d in data input. a digital input for 8 bit wide channel data received from the layer 1 device. data is sampled on the falling edge of bcl... |
| Description |
ISO2-CMOS Integrated Digital Phone Circuit (IDPC)
|
| File Size |
445.68K /
38 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
