|
|
 |
MAXIM - Dallas Semiconductor MAXIM[Maxim Integrated Products] Maxim Integrated Products, Inc.
|
Part No. |
MAX9206 MAX9208 MAX9208EAI MAX9206EAI
|
OCR Text |
lvds Deserializers
Features
o Stand-Alone Deserializer (vs. SERDES) Ideal for Unidirectional Links o Automatic Clock Recovery o Allow Hot ...lvcmos/LVTTL Output o Up to 600Mbps Throughput (MAX9208) o Programmable Output Strobe Edge o Pin Com... |
Description |
10-Bit Bus lvds Deserializers
|
File Size |
176.14K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
|
Part No. |
BU90LV049
|
OCR Text |
lvds interface ics 4bit lvds transceiver bu90lv049 description lvds interface ic of rohm "serializer" "deserializer " operate ...lvcmos in driver input pin, lvcmos levels. dout+ 6, 7 lvds out non-inverting driver out put pin... |
Description |
DUAL LINE TRANSCEIVER, PDSO16
|
File Size |
766.33K /
15 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
M2026
|
OCR Text |
...* LVPECL clock output (CML and lvds options available) Reference clock inputs support differential lvds, LVPECL, as well as single-ended lvcmos, LVTTL Loss of Lock (LOL) output pin; Narrow Bandwidth control input (NBW pin) AutoSwitch (A... |
Description |
SAW PLL for Frequency Translation with automatic reference clock reselection, Loss of Lock indicator, and Hitless Switching options
|
File Size |
333.73K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
NS
|
Part No. |
DS90C385AM
|
OCR Text |
lvds Transmitter 24-bit Flat Panel Display (FPD) Link-87.5 MHz
PRELIMINARY
October 2005
DS90C385A +3.3V Programmable lvds Transmitter...lvcmos/ LVTTL data into four lvds (Low Voltage Differential Signaling) data streams. A phase-locked ... |
Description |
3.3V Programmable lvds Transmitter 24-Bit Flat Panel Display Link-87.5 MHz
|
File Size |
628.65K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED DEVICE TECHNOLOGY INC
|
Part No. |
ICS854105AGT
|
OCR Text |
lvds fanout buffer ics854105 idt ? / ics ? 1-to-4 lvds fanout buffer 1 ics854105ag rev. a january 18, 2007 preliminary g eneral d esc...lvcmos/lvttl-to-lvds clock fanout buffer and a member of the hiperclocks? family of high performan... |
Description |
854104 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 4 INVERTED OUTPUT(S), PDSO16
|
File Size |
231.45K /
11 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|