|
|
 |
Cypress Semiconductor Corp.
|
Part No. |
CY7C1333 7C1333 CY7C1333-66AC CY7C1333-50AC
|
OCR Text |
...ce, during the first clock when emerging from a deselected state, when the device has been deselected. Clock Enable Input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is ma... |
Description |
64Kx32 Flow-Thru SRAM with NoBL Architecture(B>NoBL结构4Kx32流通式 SRAM) 64Kx32 Flow-Thru SRAM with NoBL⑩ Architecture From old datasheet system
|
File Size |
179.79K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1328G-133AXC
|
OCR Text |
...rst clock of a read cycle when emerging from a deselected state. adv 83 input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automati cally increments the address in a burst cycle. ad... |
Description |
4-Mbit (256K x 18) Pipelined DCD Sync SRAM 256K X 18 CACHE SRAM, 4 ns, PQFP100
|
File Size |
350.38K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1298H-166AXC CY7C1298H-166AXI
|
OCR Text |
...irst clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automatically increments the address in a burst cycle. adsp ... |
Description |
64K X 18 CACHE SRAM, 3.5 ns, PQFP100 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
|
File Size |
681.02K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor, Corp.
|
Part No. |
CY7C1218H-166AXI CY7C1218H-166AXC
|
OCR Text |
...rst clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk , active low . when asserted, it automatically increments th e address in a burst cycle. ad... |
Description |
32K X 36 CACHE SRAM, 3.5 ns, PQFP100 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100
|
File Size |
683.95K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
http://
|
Part No. |
FCN-260 FCN-260D
|
OCR Text |
...nique characteristics of these emerging high-speed applications. high-speed differential interconnect characterization in the past, connector manufacturers "de- imbedded" the connector from the test pcb's to show just the electrical cha... |
Description |
Differential CONNECTOR
|
File Size |
1,839.92K /
16 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress Semiconductor Corp.
|
Part No. |
CY7C1346H-166AXI CY7C1346H-166AXC
|
OCR Text |
...rst clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk , active low . when asserted, it automatically increments th e address in a burst cycle. ad... |
Description |
2-Mbit (64K x 36) Pipelined Sync SRAM
|
File Size |
684.87K /
16 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|