| |
|
 |
Xilinx, Inc.
|
| Part No. |
XC3S400AN-4FGG400C XC3S400AN-4FG400C XC3S400AN-4FGG400I XC3S400AN-4FT256I XC3S400AN-4FG400I XC3S400AN-4FTG256C XC3S400AN-4FTG256I
|
| OCR Text |
...urces ? digital clock managers (dcms) ?block ram ? configurable logic blocks (clbs) - distributed ram - srl16 shift registers - carry and arithmetic logic ? i/o resources ? embedded multiplier blocks ? programmable interconnect ? ise? desig... |
| Description |
Extended Spartan-3A FPGAs, Package: 4FGG400C FPGA, 896 CLBS, 400000 GATES, 280 MHz, PBGA400
FPGA, 896 CLBS, 400000 GATES, 280 MHz, PBGA400 21 X 21 MM, FBGA-400
FPGA, 896 CLBS, 400000 GATES, 280 MHz, PBGA400 21 X 21 MM, ROHS COMPLIANT, FBGA-400
FPGA, 896 CLBS, 400000 GATES, 667 MHz, PBGA256 FTBGA-256
FPGA, 896 CLBS, 400000 GATES, 667 MHz, PBGA256 ROHS COMPLIANT, FTBGA-256
|
| File Size |
3,503.31K /
123 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx, Inc.
|
| Part No. |
XC2V10000 XC2V2000
|
| OCR Text |
...plier blocks selectram blocks dcms max i/o pads array row x col. slices maximum distributed ram kbits 18-kbit blocks max ram (kbits) xc2v40 40k 8 x 8 256 8 4 4 72 4 88 xc2v80 80k 16 x 8 512 16 8 8 144 4 120 xc2v250 250k 24 x 16 1,53... |
| Description |
Virtex-II 1.5V Field-Programmable Gate Arrays(Virtex-II 1.5V 现场可编程门阵列) 的Virtex - II 1.5V的现场可编程门阵列（的Virtex - II 1.5V的现场可编程门阵列）
|
| File Size |
99.69K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XC3SD3400A-4CSG484LI XC3SD3400A-4FGG676C
|
| OCR Text |
...urces - digital clock managers (dcms) -block ram - configurable logic blocks (clbs) distributed ram srl16 shift registers carry and arithmetic logic -i/o resources - programmable interconnect -ise ? software design tools and ip cores - ... |
| Description |
Extended Spartan-3A FPGAs, Package: 4CSG484LI FPGA, 5968 CLBS, 3400000 GATES, 250 MHz, PBGA484
Extended Spartan-3A FPGAs, Package: 4FGG676C FPGA, 5968 CLBS, 3400000 GATES, 250 MHz, PBGA676
|
| File Size |
1,352.75K /
99 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XC3S200-4VQ100I XC3S1000-4FTG256I XC3S200-4PQ208C XC3S200-4PQ208I XC3S200-4VQG100I XC3S200-5VQG100C XC3S200-4PQG208I XC3S50-4CPG132I XC3S5000-4FG900C XC3S1500-4FGG320I XILINXINC-XC3S2000-4FG456I
|
| OCR Text |
...gital clock manager (up to four dcms) - clock skew elimination - frequency synthesis - high resolution phase shifting ? eight global clock lines and abundant routing ? fully supported by xilinx ise ? and w ebpack ? software development... |
| Description |
200000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 480 CLBS, 200000 GATES, 630 MHz, PQFP100
1000000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 1920 CLBS, 1000000 GATES, 630 MHz, PBGA256
200000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 480 CLBS, 200000 GATES, 630 MHz, PQFP208
200000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 480 CLBS, 200000 GATES, 725 MHz, PQFP100
XC3S50-4CPG132I FPGA, 192 CLBS, 50000 GATES, 630 MHz, PBGA132
5000000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 8320 CLBS, 5000000 GATES, 630 MHz, PBGA900
1500000 SYSTEM GATE 1.2 VOLT FPGA FPGA, 3328 CLBS, 1500000 GATES, 630 MHz, PBGA320
|
| File Size |
2,193.63K /
217 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XC3S50A-4VQ100C XC3S700A-5FG400C XC3S700A-5FT256C XC3S700A-4FGG484C XC3S50A-4VQ100I XC3S1400A-4FT256C XC3S1400A-5FTG256C
|
| OCR Text |
...urces - digital clock managers (dcms) -block ram - configurable logic blocks (clbs) distributed ram srl16 shift registers carry and arithmetic logic -i/o resources - embedded multiplier blocks - programmable interconnect -ise ? design t... |
| Description |
Extended Spartan-3A FPGAs, Package: 4VQ100C FPGA, PQFP100
FPGA, 1472 CLBS, 700000 GATES, 280 MHz, PBGA400
FPGA, PBGA256
Extended Spartan-3A FPGAs, Package: 4FGG484C
Extended Spartan-3A FPGAs, Package: 4FT256C
|
| File Size |
2,317.13K /
128 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XA3S200-4TQG144I XA3S400-4FGG456I XA3S200-4VQG100I XA3S50-4VQG100Q XA3S1500-4FGG456I
|
| OCR Text |
...bits 1 ) dedicated multipliers dcms maximum user i/o maximum differential i/o pairs rows columns total clbs xa3s50 50k 1,728 16 12 192 12k 72k 4 2 124 56 xa3s200 200k 4,320 24 20 480 30k 216k 12 4 173 76 xa3s400 400k 8,064 32 28 896 56... |
| Description |
XA3S200-4TQG144I FPGA, 480 CLBS, 200000 GATES, PQFP144
XA3S400-4FGG456I FPGA, 896 CLBS, 400000 GATES, PBGA456
AUTOMOTIVE FPGA, 480 CLBS, 200000 GATES, PQFP100
FPGA, 192 CLBS, 50000 GATES, PQFP100
Revolutionary 90-nanometer process technology
Revolutionary 90-nanometer process technology
|
| File Size |
197.79K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx, Inc.
|
| Part No. |
XA3S1000-4FG456I
|
| OCR Text |
...gital clock manager (up to four dcms) - clock skew elimination - frequency synthesis fully supported by xilinx ise development system - synthesis, mapping, placement and routing microblaze? processor, can, lin, pci, and other cores p... |
| Description |
XA3S1000-4FG456I FPGA, 1920 CLBS, 1000000 GATES, PBGA456
|
| File Size |
66.89K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX INC
|
| Part No. |
XC3SD1800A-4CSG484LI
|
| OCR Text |
...urces - digital clock managers (dcms) - block ram - configurable logic blocks (clbs) distributed ram srl16 shift registers carry and arithmetic logic - i/o resources - programmable interconnect - ise? software design tools and ip cores -... |
| Description |
Extended Spartan-3A FPGAs, Package: 4CSG484LI
|
| File Size |
1,395.67K /
102 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX INC
|
| Part No. |
XC2V3000-6FF1517C
|
| OCR Text |
...plier blocks selectram blocks dcms max i/o pads array row x col. slices maximum distributed ram kbits 18-kbit blocks max ram (kbits) xc2v40 40k 8 x 8 256 8 4 4 72 4 88 xc2v80 80k 16 x 8 512 16 8 8 144 4 120 xc2v250 250k 24 x 16 1,5... |
| Description |
FPGA, 3584 CLBS, 3000000 GATES, PBGA1517
|
| File Size |
685.20K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
XILINX INC
|
| Part No. |
XC6SLX16-L1CSG324C XC6SLX150T-4FG676I
|
| OCR Text |
...cking ? digital clock managers (dcms) eliminate clock skew and duty cycle distortion ? phase-locked loops (plls) for low-jitter clocking ? frequency synthesis with simultaneous multiplication, division, and phase shifting ? sixteen low-sk... |
| Description |
FPGA, PBGA324
FPGA, PBGA676
|
| File Size |
250.95K /
10 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
