| |
|
 |
Cypress
|
| Part No. |
CY7C63413 CY7C63413-PVC CY7C63513 CY7C63513-PVC
|
| OCR Text |
...e connected together to drive a single output for more drive current capacity. Additionally, each I/O pin can be used to generate a GPIO int...multiple DAC pins can be connected together to drive a single output that requires more sink current... |
| Description |
Low-Speed High I/O, 1.5-Mbps USB Controller
|
| File Size |
277.99K /
31 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
YUAN
|
| Part No. |
IB05XXD-2W
|
| OCR Text |
...H POWER DENSITY PIN/SIP PACKAGE single OUTPUT VOLTAGE INDUSTRIAL STANDARD PIN-OUT NO HEAT SINK REQUIRED 1K VDC ISOLATION FIXED INPUT VOLTAGE...multiple converters to be connected in series simply by connecting the positive output of one conver... |
| Description |
DC/DC Converter
|
| File Size |
145.46K /
4 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS87946-01 ICS87946AY-01 ICS87946AY-01T
|
| OCR Text |
single ended LVCMOS outputs, 7 typical output impedance * LVPECL clock input pair * PCLK, nPCLK supports the following input levels: LVPECL,...multiple frequency skew: 350ps (maximum) * 3.3V input, outputs may be either 3.3V or 2.5V supply mod... |
| Description |
LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR
From old datasheet system
Low Skew, ÷1, ÷2 Clock Generator. (P)
|
| File Size |
123.50K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
MOTOROLA[Motorola, Inc]
|
| Part No. |
MPC859TTSD MPC859DSL MPC859P MPC859T MPC859TTS
|
| OCR Text |
... support both 1:1 and 2:1 modes single-issue, 32-bit core (compatible with the PowerPC architecture definition) with 32, 32-bit general-purp...multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protect... |
| Description |
PowerQUICC⑩ Family Technical Summary
|
| File Size |
272.11K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS87946I-147
|
| OCR Text |
single ended LVCMOS/LVTTL outputs, 7 typical output impedance * Selectable CLK0 and CLK1 LVCMOS/LVTTL clock inputs * CLK0 and CLK1 can accep...multiple frequency skew: 200ps (maximum) * 3.3V input, outputs may be either 3.3V or 2.5V supply * -... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator. Industrial Temp. Improved performance.
From old datasheet system
|
| File Size |
87.55K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
