| |
|
 |
Analog Devices, Inc.
|
| Part No. |
AD9772AST AD9772EB
|
| OCR Text |
...r. the on-chip pll clock multi- plier p rovides all the necessary clocks for the digital filter and the 14-bit dac. a flexible differential clock input allows for a single- ended or differential clock driver for optimum jitter performance.... |
| Description |
14-Bit, 150 MSPS TxDAC?with 2x Interpolation Filter
14-Bit,150 MSPS T×DAC TM with 2× Interpolation Filter(单电过采14位D/A转换
14-Bit, 150 MSPS TxDACwith 2x Interpolation Filter
|
| File Size |
346.77K /
30 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
|
| Part No. |
CY2037-3WAF CY2037BWAF
|
| OCR Text |
...solution pll with 12-bit multi- plier and 10-bit divider.the output frequency of the pll is determined by the following formula: where p is the feedback counter value and q is the reference counter value. p and q are eprom programmable valu... |
| Description |
High - Accuracy EPROM Programmable PLL Die for Crystal Oscillators 133 MHz, OTHER CLOCK GENERATOR, UUC11
|
| File Size |
200.02K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
|
| Part No. |
ADSP-21261SKBC-150
|
| OCR Text |
...of software and hardware multi- plier/divider ratios
adsp-21261 rev. 0 | page 3 of 44 | march 2006 table of contents general description ................................................. 4 adsp-21261 family core architecture .. .......... |
| Description |
SHARC Embedded Processor
|
| File Size |
407.13K /
44 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
|
| Part No. |
ADSP-21266SKBC-2B
|
| OCR Text |
...of software and hardware multi- plier/divider ratios
adsp-21266 rev. b | page 3 of 44 | may 2005 table of contents general description ................................................. 4 adsp-21266 family core architecture .. ............ |
| Description |
SHARC Embedded Processor
|
| File Size |
446.84K /
44 Page |
View
it Online |
Download Datasheet |
| |
|
|
http://
|
| Part No. |
PDSP16488AMA
|
| OCR Text |
...rchitecture, allows each multi- plier to be used several times within a pixel clock period. this increases the effective number of multipliers, which are avail- able to the user, from 16 to 32 or 64 respectively. this architecture produc... |
| Description |
Single Chip 2D Convolver with Integral Line Delays
|
| File Size |
243.49K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
