| |
|
 |
HYNIX SEMICONDUCTOR INC
|
| Part No. |
H5TQ2G63BFR-RDC
|
| OCR Text |
...a, data strobes and write data masks inputs are sampled on both rising and falling edges of it. the data paths are internally pipe lined and 8-bit prefetched to achieve very high band- width. device features and ordering information fea... |
| Description |
128M X 16 DDR DRAM, 20 ns, PBGA96
|
| File Size |
209.01K /
34 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
H5TQ2G43BFR-RDC
|
| OCR Text |
...ta, data strobes and write data masks inputs are sampled on both rising and falling ed ges of it. the data paths are intern ally pipelined and 8-bit prefetched to achieve very high bandwidth. device features and ordering information fea... |
| Description |
512M X 4 DDR DRAM, 20 ns, PBGA82
|
| File Size |
262.23K /
36 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
H5TQ1G63BFR-G7C H5TQ1G63BFR-PAC
|
| OCR Text |
...a, data strobes and write data masks inputs are sampled on both rising and falling edges of it. the data paths are internally pipe lined and 8-bit prefetched to achieve very high band - width. device features and ordering information fe... |
| Description |
64M X 16 DDR DRAM, 20 ns, PBGA96
|
| File Size |
249.35K /
31 Page |
View
it Online |
Download Datasheet |
| |
|
|
LAPIS SEMICONDUCTOR CO LTD
|
| Part No. |
MSM56V16160J-8TS-K
|
| OCR Text |
...clk, cke, udqm and ldqm. cke masks system clock to deactivate the subsequent clk operation. if cke is deactivated, system clock will be ma sked so that the subsequent clk operation is deactivated. cke should be asserted at least one cy... |
| Description |
1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50
|
| File Size |
304.87K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
HYNIX SEMICONDUCTOR INC
|
| Part No. |
HY5DU283222Q-55
|
| OCR Text |
...ta, data strobes and write data masks inputs are sampled on both rising and falling edges of it. the data paths are inter- nally pipelined and 2-bit prefetched to achieve very high bandwidth. all input and output voltage levels are comp... |
| Description |
4M X 32 DDR DRAM, 0.9 ns, PQFP100
|
| File Size |
333.51K /
27 Page |
View
it Online |
Download Datasheet |
| |
|
|
OKI ELECTRIC INDUSTRY CO LTD
|
| Part No. |
MSM56V16160DH-15TS-K
|
| OCR Text |
...all inputs at the "h" edge. cke masks system clock to deactivate the subsequent clk operation. if cke is deactivated, system clock will be masked so that the subsequent clk operation is deactivated. cke should be asserted at least one cycl... |
| Description |
1M X 16 SYNCHRONOUS DRAM, 9 ns, PDSO50
|
| File Size |
343.23K /
30 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
