|
|
 |
Intersil
|
Part No. |
HFA3863 FN4856 HFA3863IN HFA3863IN96
|
OCR Text |
...10mm * Single Supply Operation (44mhz Max) . . . . . 2.7V to 3.6V * Modulation Methods . . . . . . . . DBPSK, DQPSK, and CCK * Supports Full or Half Duplex Operations * On-Chip A/D and D/A Converters for I/Q Data (6-Bit, 22MSPS), AGC, and A... |
Description |
Direct Sequence Spread Spectrum Baseband Processor From old datasheet system
|
File Size |
302.38K /
39 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PLL[PhaseLink Corporation]
|
Part No. |
PLL602-30DI PLL602-30 PLL602-30DC
|
OCR Text |
...uency offset, -142dBc/Hz for 19.44mhz, -123dBc/Hz for 106.25MHz, -125dBc/Hz for 155.52MHz, 115dBc/Hz for 622.08MHz). Selectable CMOS, PECL and LVDS output. Selectable High Drive (30mA) or Standard Drive (10mA) output. 12MHz to 25MHz crystal... |
Description |
750kHz - 800MHz Low Phase Noise XO (for 12 - 25MHz Crystals)
|
File Size |
203.71K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink
|
Part No. |
MT90401
|
OCR Text |
...rovides OC-3/STM-1, DS3, E3, 19.44mhz, DS2, E1, T1, 8kHz and ST-BUS clock outputs Accepts reference inputs from two independent sources Selectable 1.544mhz, 2.048MHz, 19.44mhz or 8kHz input reference frequencies Holdover accuracy of 0.02 pp... |
Description |
SONET/SDH System Synchronizer
|
File Size |
824.10K /
29 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Zarlink
|
Part No. |
MT9040
|
OCR Text |
...(8kHz, 1.544mhz, 2.048MHz or 19.44mhz) may be used. Positive Supply Voltage. +3.3VDC nominal. Oscillator Master Clock (CMOS Output). For crystal operation, a 20MHz crystal is connected from this pin to OSCi, see Figure 6. Not suitable for d... |
Description |
T1/E1 Synchronizer
|
File Size |
373.11K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ZARLINK[Zarlink Semiconductor Inc]
|
Part No. |
ZL30409_DDB ZL30409 ZL30409_DDA
|
OCR Text |
...(8kHz, 1.544mhz, 2.048MHz or 19.44mhz) may be used. The selection of the input reference is based upon the MS1, MS2, RSEL, and PCCi control inputs.This pin is internally pulled up to VDD. Primary Reference (Input). See SEC pin description. ... |
Description |
Dual reference frequency selectable, 3.3V Digital PLL with multiple clock outputs for T1/E1 and Stratum 4 and 4E applications, with Stratum 3 Holdover T1/E1 System Synchronizer with Stratum 3 Holdover
|
File Size |
284.56K /
32 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|