|
|
|
Motorola
|
Part No. |
MC88915TFN100 MC88915T
|
OCR Text |
... tRISE/FALL1 2X_Q Output tPULSE WIDTH1 (Q0-Q4, Q5, Q/2) tPULSE WIDTH1 (2X_Q Output) tPULSE WIDTH1 (2X_Q Output) tPD 1,3 SYNC F db k Feedback...5 0.5tCYCLE - 0.5 2 0.5tCYCLE - 0.5 2 0.5tCYCLE - 1.0 0.5tCYCLE - 1.5 0.5tCYCLE - 1.0 2 0.5tCYCLE - ... |
Description |
Low Skew CMOS PLL Clock Drlvers,3-State 55,70,100,133 and 160MHz Versions From old datasheet system
|
File Size |
225.77K /
21 Page |
View
it Online |
Download Datasheet |
|
|
|
EPCOS[EPCOS]
|
Part No. |
B39301-B3867-H510 B3867
|
OCR Text |
...ding matching network) Passband width1) rel 3 dB rel 40 dB Absolute group delay (at fC) Amplitude ripple (p-p)
typ. 300,015
max. 300...5
10
10 37 rel 45
12 38
-- --
dB dB
50 - 0,036 20
-- -- --
dB ppm/K2 C
... |
Description |
300,0 MHz Low-Loss Filter
|
File Size |
59.70K /
6 Page |
View
it Online |
Download Datasheet |
|
|
|
MAXWELL[Maxwell Technologies]
|
Part No. |
48SD1616RPFK 48SD1616 48SD1616RPFE 48SD1616RPFH 48SD1616RPFI
|
OCR Text |
...CAS latency = 3) CLK high pulse width1,7 CLK low pulse width1,7 CLK1,2 Access time from (CAS latency = 2) (CAS latency = 3) SYMBOL tCK SUBGR...5 2.5 6 6
ns ns ns
Data-out hold time1,2 CLK to Data-out low impedance1,2,3,7 impedance1,4,7 C... |
Description |
256 Mb SDRAM 4-Meg X 16-Bit X 4-Banks
|
File Size |
592.47K /
42 Page |
View
it Online |
Download Datasheet |
|
|
|
MAXWELL[Maxwell Technologies]
|
Part No. |
48SD6404RPFK 48SD6404 48SD6404RPFE 48SD6404RPFH 48SD6404RPFI
|
OCR Text |
...CAS latency = 3) CLK high pulse width1,7 CLK low pulse width1,7 CLK1,2 Access time from (CAS latency = 2) (CAS latency = 3) SYMBOL tCK SUBGR...5 2.5 6 6
ns ns ns
Data-out hold time1,2 CLK to Data-out low impedance1,2,3,7 impedance1,4 CLK... |
Description |
256 Mb SDRAM 16-Meg X 4-Bit X 4-Banks
|
File Size |
591.66K /
42 Page |
View
it Online |
Download Datasheet |
|
|
|
MAXWELL[Maxwell Technologies]
|
Part No. |
72SD3232RPFK 72SD3232 72SD3232RPFE 72SD3232RPFH 72SD3232RPFI
|
OCR Text |
...CAS latency = 3) CLK high pulse width1,7 CLK low pulse width1,7 CLK1,2 Access time from (CAS latency = 2) (CAS latency = 3) SYMBOL tCK SUBGR...5 2.5 6 6
ns ns ns
Data-out hold time1,2 CLK to Data-out low impedance1,2,3,7 impedance1,4,7 C... |
Description |
1 Gbit SDRAM 32-Meg X 32-Bit X 4-Banks
|
File Size |
592.30K /
41 Page |
View
it Online |
Download Datasheet |
For
width1.5 Found Datasheets File :: 73 Search Time::1.329ms Page :: | 1 | 2 | <3> | 4 | 5 | 6 | 7 | 8 | |
▲Up To
Search▲ |
|
Price and Availability
|