| |
|
 |
Cypress
|
| Part No. |
CY7C1304V25 7C1304V25
|
| OCR Text |
...us Pipelined SRaM equipped with qdr architecture. qdr architecture consists of two separate ports to access the memory array. The Read port ...a common address bus. addresses for Read and Write addresses are latched on alternate rising edges o... |
| Description |
9-Mb Pipelined SRaM with qdr?architecture
From old datasheet system
|
| File Size |
215.62K /
23 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Linear
|
| Part No. |
LTC3717-1 37171F
|
| OCR Text |
qdr Memory Termination
FEaTURES
s s
DESCRIPTIO
s
s
s s s s s s s s s s s s
VOUT = 1/2 VREF adjustable and Symmetrical Sin...a 5mm x 5mm QFN Package
The LTC(R)3717-1 is a synchronous step-down switching regulator controlle... |
| Description |
Wide Operating Range, No Rsense Step-Down Controller for DDR Memory Termination
From old datasheet system
|
| File Size |
273.06K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Linear
|
| Part No. |
LTC3717 3717F
|
| OCR Text |
qdr Memory Termination
FEaTURES
s s
DESCRIPTIO
s s s s s s s s s s s s s s s
VOUT = 1/2 VIN (Supply Splitter) adjustable and Sy...a 16-Pin Narrow SSOP Package
The LTC(R)3717 is a synchronous step-down switching regulator contro... |
| Description |
Wide Operating Range, No Rsense Step-Down Controller for DDR Memory Termination
From old datasheet system
|
| File Size |
253.21K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
pmc
|
| Part No. |
2000861
|
| OCR Text |
...tional off-chip Quad Data Rate (qdr) SRaM supports differential delay of STS-48/STM-16 frames up to 50 ms. * Performs SONET/SDH path termina...a[13:0] D[15:0] RSTB CSB WRB RDB aLE INTB
(c) Copyright PMC-Sierra, Inc. 2001.
advance PM5397 ... |
| Description |
From old datasheet system
|
| File Size |
32.55K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
