|
|
 |
Cypress
|
Part No. |
CY7C1304V25 7C1304V25
|
OCR Text |
...us Pipelined SRAM equipped with qdr architecture. qdr architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data Inputs t... |
Description |
9-Mb Pipelined SRAM with qdr?Architecture From old datasheet system
|
File Size |
215.62K /
23 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear
|
Part No. |
LTC3717-1 37171F
|
OCR Text |
qdr Memory Termination
FEATURES
s s
DESCRIPTIO
s
s
s s s s s s s s s s s s
VOUT = 1/2 VREF Adjustable and Symmetrical Sink/Source Current Limit up to 20A True Current Mode Control with Optional Use of Sense Resistor VON a... |
Description |
Wide Operating Range, No Rsense Step-Down Controller for DDR Memory Termination From old datasheet system
|
File Size |
273.06K /
20 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Linear
|
Part No. |
LTC3717 3717F
|
OCR Text |
qdr Memory Termination
FEATURES
s s
DESCRIPTIO
s s s s s s s s s s s s s s s
VOUT = 1/2 VIN (Supply Splitter) Adjustable and Symmetrical Sink/Source Current Limit up to 20A 0.65% Output Voltage Accuracy Up to 97% Efficiency No ... |
Description |
Wide Operating Range, No Rsense Step-Down Controller for DDR Memory Termination From old datasheet system
|
File Size |
253.21K /
20 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|