| |
|
 |
Atmel
|
| Part No. |
TSS902E
|
| OCR Text |
...ocks: G The inner decoder which performs the first level error detection and correction. This unit is made of a depuncturing block, a Viterbi G G G G decoder (k=7) and a synchronization/clock controller. The convolutional deinterleaver, l=1... |
| Description |
Viterbi and Reed–Solomon FEC Decoder
|
| File Size |
331.26K /
45 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MC9328MX21P_D
|
| OCR Text |
...stProcessor, shown in Figure 3, performs deblock, dering, image resize and color space conversion (CSC) functions on the input image data. These functions provide flexibility to meet various RGB formats and YUV formats for display. Besides ... |
| Description |
i.MX Processor
|
| File Size |
566.23K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC604E9QED MPC604E9QEC
|
| OCR Text |
...d cache access Dedicated adder performs effective address (EA) calculations performs alignment and precision conversion for oating-point data performs alignment and sign extension for integer data Four-entry nish load queue (FLQ) provid... |
| Description |
PowerPC 604e RISC Microprocessor PID9q-604e Hardware Specification Advance Information
PowerPC 604e a RISC Microprocessor Family:
|
| File Size |
216.73K /
29 Page |
View
it Online |
Download Datasheet |
| |
|
|
Motorola
|
| Part No. |
MPC604E9VED MPC604E9VEC
|
| OCR Text |
... cache access - Dedicated adder performs effective address (EA) calculations - performs alignment and precision conversion for floating-point data - performs alignment and sign extension for integer data - Four-entry finish load queue (FLQ)... |
| Description |
PowerPC 604e RISC Microprocessor PID9v-604e Hardware Specification Advance Information
PowerPC 604e ? RISC Microprocessor Family:
|
| File Size |
123.99K /
30 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sanyo Electric Co., Ltd.
SANYO[Sanyo Semicon Device]
|
| Part No. |
LC89515K LC89515
|
| OCR Text |
...externally input data, but also performs synchronization protection with a synchronization signal interpolation circuit. These two synchronization systems can be turned on or off under program control. The input data is written to a buffer ... |
| Description |
CD-ROM/CD-I Error Correction/ Host Interface LSI CD-ROM/CD-I纠错/主机接口LSI
CMOS LSI
|
| File Size |
56.32K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
