| |
|
 |
SILICON STORAGE TECHNOLOGY INC
|
| Part No. |
SST25VF064C-80-4I-SCE
|
| OCR Text |
...i (serial peripheral interface) bus compatible protocol. the spi bus consists of four control lines; chip enable (ce#) is used to select the...register to its power-up state (bpl, busy and wel = 0; bp3, bp2, bp1, and bp0 = 1). see table 2 for ... |
| Description |
64M X 1 SPI BUS SERIAL EEPROM, PDSO16
|
| File Size |
892.18K /
31 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SILICON STORAGE TECHNOLOGY INC
|
| Part No. |
SST25VF512A-33-4C-QA
|
| OCR Text |
...i (serial peripheral interface) bus compatible protocol. the spi bus consist of four control lines; chip enable (ce#) is used to select the ...register. the block-protection bits (bp1, bp0, and bpl) in the status register provide write protect... |
| Description |
512K X 1 SPI BUS SERIAL EEPROM, DSO8
|
| File Size |
324.99K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
IC MICROSYSTEMS SDN BHD
|
| Part No. |
X24128SG-1.8
|
| OCR Text |
...ration on a simple two wire bus. three device select inputs (s 0 ?s 2 ) allow up to eight devices to share a common two wire bus. a write protect register at the highest address loc a- tion, ffffh, provides three write ... |
| Description |
16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO16
|
| File Size |
386.14K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
