|
|
 |
MIMIX[Mimix Broadband]
|
Part No. |
29MPA0373
|
OCR Text |
... parts, U.S. Domestic customers accept their obligation to be compliant with U.S. Export Laws.
tio n
+6.0 VDC 1700 mA +0.3 VDC +5 dBm -65 to +165 OC -55 to MTTF TAble4 MTTF Table 4
Page 1 of 7
26.0-31.0 GHz GaAs MMIC Power Amplifier... |
Description |
26.0-31.0 GHz GaAs MMIC Power Amplifier
|
File Size |
247.84K /
7 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Circuit Syst...
|
Part No. |
82P33714
|
OCR Text |
... reference inputs (in1 to in4) accept clock frequencies between 1 pps and 650 mhz ? single ended inputs (in5 to in6) accept reference clock frequencies between 1 pps and 162.5 mhz ? loss of signal (los) pins (los0 to los3) can be assigned ... |
Description |
Differential reference inputs
|
File Size |
207.73K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS87004I ICS87004
|
OCR Text |
... inputs * CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL * Internal bias on nCLK0 and nCLK1 to support LVCMOS/LVTTL levels on CLK0 and CLK1 inputs * Output frequency range: 15.625MHz t... |
Description |
Low Skew, Low Jitter, 1-to-4, Clock Generator/Zero Delay Buffer. This device can also be set to multiply or divide by 1, 2, 4, 8. From old datasheet system
|
File Size |
164.27K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS85311
|
OCR Text |
...input pair * CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL * Maximum output frequency: 1GHz * Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK in... |
Description |
Low Skew, 1-to-2, Differential-to-LVPECL Fanout Buffer. From old datasheet system
|
File Size |
186.89K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
ICS
|
Part No. |
ICS8432-101
|
OCR Text |
...S/LVTTL TEST_CLK * TEST_CLK can accept the following input levels: LVCMOS or LVTTL * CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL * CLK, nCLK or TEST_CLK maximum input frequency: 40MHz ... |
Description |
700MHz, Low Phase Noise, LVPECL Frequency Synthesizer From old datasheet system
|
File Size |
189.38K /
18 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|